Integrated circuit memory devices having partitioned multi-port

Details Integrated circuit memory devices having partitioned multi-port Integrated circuit memory devices having partitioned multi-port

1998-05-21

1999-11-02

Phan, Trong Q.

Static information storage and retrieval

Addressing

Multiple port access

36523003, 36518904, G11C 800, G11C 1604

Patent

active

059783079

ABSTRACT:
Multi-port memory arrays having partitioned registers therein are provided. The registers are partitioned into subarrays so that at least two columns of a selected register can be simultaneously written to (or read from) using first and second input/output driver circuits. These first and second input/output driver circuits are electrically coupled to respective read and write data ports at opposing ends of the memory array. Control logic and first and second input/output driver circuits are provided for writing a first portion of a word of data into a first subarray while simultaneously writing a second portion of the word of data into a second subarray. Here, the first and second portions may comprise the least significant and most significant bytes of the word of data. The first input/output driver circuit is also electrically coupled to first read and write data lines at a first end of the memory array and the second input/output driver circuit is electrically coupled to second read and write data lines at a second end of the memory array. A data flow control circuit containing a crosspoint switch is also provided for routing input and output data between input and output registers and the first and second input/output driver circuits. The data flow control circuit, preferred arrangement of memory cells and dual input/output driver circuits also enables 2.times., 1.times. and 1/2.times. word width capability which can be selected by a user, for example.

REFERENCES:
patent: 4402067 (1983-08-01), Moss et al.
patent: 4577293 (1986-03-01), Matick et al.
patent: 4731758 (1988-03-01), Lam et al.
patent: 4758987 (1988-07-01), Sakui
patent: 4761647 (1988-08-01), Hallenbeck et al.
patent: 4829471 (1989-05-01), Banerjee et al.
patent: 4837746 (1989-06-01), Banerjee et al.
patent: 4849935 (1989-07-01), Miyazawa
patent: 4894770 (1990-01-01), Ward et al.
patent: 4926385 (1990-05-01), Fujishima et al.
patent: 5025421 (1991-06-01), Cho
patent: 5079693 (1992-01-01), Miller
patent: 5157775 (1992-10-01), Sanger
patent: 5226009 (1993-07-01), Arimoto
patent: 5226147 (1993-07-01), Fujishima et al.
patent: 5249282 (1993-09-01), Segers
patent: 5269009 (1993-12-01), Herzl et al.
patent: 5276842 (1994-01-01), Sugita
patent: 5280441 (1994-01-01), Wada et al.
patent: 5305274 (1994-04-01), Proebsting
patent: 5325487 (1994-06-01), Au et al.
patent: 5365485 (1994-11-01), Ward et al.
patent: 5371708 (1994-12-01), Kobayashi
patent: 5396460 (1995-03-01), Harada et al.
patent: 5471583 (1995-11-01), Au et al.
patent: 5479527 (1995-12-01), Chen
patent: 5487049 (1996-01-01), Hang
patent: 5499344 (1996-03-01), Elnashar et al.
patent: 5513318 (1996-04-01), van de Goor et al.
patent: 5519344 (1996-05-01), Proebsting
patent: 5524265 (1996-06-01), Balmer et al.
patent: 5541883 (1996-07-01), Devanney
patent: 5544104 (1996-08-01), Chauvel
patent: 5546338 (1996-08-01), Proebsting
patent: 5546347 (1996-08-01), Ko et al.
patent: 5546569 (1996-08-01), Proebsting et al.
patent: 5561781 (1996-10-01), Braceras et al.
patent: 5568443 (1996-10-01), Dixon et al.
patent: 5568495 (1996-10-01), Laczko, Sr. et al.
patent: 5572471 (1996-11-01), Proebsting
patent: 5576560 (1996-11-01), Runaldue et al.
patent: 5585747 (1996-12-01), Proebsting
patent: 5586299 (1996-12-01), Wakerly
patent: 5596540 (1997-01-01), Diem et al.
patent: 5602780 (1997-02-01), Diem et al.
patent: 5603009 (1997-02-01), Konishi et al.
patent: 5608685 (1997-03-01), Johnson et al.
patent: 5642318 (1997-06-01), Knaack et al.
patent: 5649232 (1997-07-01), Bourekas et al.
patent: 5663910 (1997-09-01), Ko et al.
patent: 5671393 (1997-09-01), Yamaki et al.
patent: 5682356 (1997-10-01), Knaack
patent: 5712820 (1998-01-01), Knaack
patent: 5715197 (1998-02-01), Nance et al.
patent: 5732041 (1998-03-01), Joffe
patent: 5751638 (1998-05-01), Mick et al.
patent: 5764967 (1998-06-01), Knaack
patent: 5777944 (1998-07-01), Knaack et al.
patent: 5829015 (1998-10-01), Macno
patent: 5852608 (1998-12-01), Csoppenszky et al.
Hennessy et al., Network Topologies, Chapter 9.6, Computer Organization and Design, The Hardware/Softward Interface, Chapter 9, Multiprocessors, Morgan Kaufmann Publishers, Inc., 1998, pp. 736-739.
Katz, Case Study 4.7 An Eight-Input Barrel Shifter, Contemporary Logic Design, Chapter 4, Programmable and Steering Logic, The Benjamin/Cummings Publishing Company, Inc., 1994, pp. 224-229.
Goto et al., A 3.3-V 12-ns 16-Mb CMOS SRAM, IEEE Journal of Solid-State Circuits, vol. 27, No. 11, Nov. 1992, pp. 1490-1496.
Bursky, Triple-Port DRAM Fuels Graphic Displays, Design Innovation, Electronic Design, Apr. 30, 1987, pp. 53-54.
Drumm et al., Dual-Port Statis RAMs Can Remedy Contention Problems, Computer Design, Aug. 1984, pp. 145-151.

Affiliated with

Also associated with

Rating

Integrated circuit memory devices having partitioned multi-port does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit memory devices having partitioned multi-port , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit memory devices having partitioned multi-port will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2144949