Integrated circuit memory device with balancing circuit includin

Static information storage and retrieval – Read/write circuit – Complementing/balancing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365207, 365203, 36518907, 365210, 327 53, 327 54, 327 56, G11C 700

Patent

active

055815111

ABSTRACT:
In reading circuits for memories in integrated circuit form, notably non-volatile memories, to obtain a better compromise between reading speed and the reliability of the information read, there is proposed a reading circuit. A differential amplifier for reading a memory cell is connected to a precharged bit line and reference line. A follower amplifier balances the input potentials of the differential amplifier before the reading phase. The follower amplifier has one input connected to the output of the differential amplifier and is connected during the balancing phase in such a way that it injects a load current to the- bit line in a direction tending to cancel the output voltage of the differential amplifier. A cascode transistor can be used to accelerate the reading.

REFERENCES:
patent: 4598389 (1986-07-01), Duvvury et al.
patent: 4851894 (1989-07-01), de Ferron et al.
patent: 4903241 (1990-02-01), Boudewijns
patent: 4947375 (1990-08-01), Gaultier et al.
patent: 5007026 (1991-04-01), Gaultier et al.
patent: 5027003 (1991-06-01), Haight et al.
patent: 5058069 (1991-10-01), Gaultier et al.
patent: 5189322 (1993-02-01), Chan et al.
patent: 5204838 (1993-04-01), Son et al.
patent: 5289420 (1994-02-01), Neu
patent: 5432746 (1995-07-01), Guedj
IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, New York, US, pp. 1150-1156, Gastaldi et al., "A 1-Mbit CMOS EPROM with Enhanced Verification".

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated circuit memory device with balancing circuit includin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit memory device with balancing circuit includin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit memory device with balancing circuit includin will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-791104

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.