Static information storage and retrieval – Read/write circuit – Including signal comparison
Reexamination Certificate
2001-11-16
2004-07-27
Yoha, Connie C. (Department: 2818)
Static information storage and retrieval
Read/write circuit
Including signal comparison
C365S201000, C365S225000, C365S243000, C365S230030, C365S230060, C365S210130
Reexamination Certificate
active
06768685
ABSTRACT:
BACKGROUND
1. Field of the Invention
The present invention relates to semiconductor integrated circuit memory arrays, and particularly those incorporating write-once passive element memory cells incorporating anti-fuses.
2. Description of the Related Art
Manufacturers of integrated circuits that include write-once memory arrays (also known as one-time programmable, or OTP memory arrays), particularly those incorporating anti-fuse memory cells, face difficult testing problems. One such problem concerns testing each unprogrammed memory cell, for it is desirable to test each memory cell to ensure that the unprogrammed state (e.g., high-impedance state) exists at every memory cell location. A standard read mode test can be employed to ensure this. However, the test time required to perform such a read mode test of every memory cell is significant, especially in a very large array such as a three dimensional memory array having upwards of a billion memory cells. Such long test times contribute to increased product manufacturing cost.
With the increasing size of commercially viable memory devices, there remains a continued need for improved and lower cost testing techniques.
SUMMARY
Multiple memory cells on a single bit line may be tested in parallel for the unprogrammed state by simultaneously selecting multiple word lines associated with a selected bit line within a sub-array. A read current flowing through each selected memory cell is added on the selected bit line, thus logically performing an OR function of any selected memory cell found to be in the programmed state. The total read current through one or more selected memory cells onto the selected bit line may be sensed using the same bit line sense circuits used for normal read operations. Separate sense amplifiers may also be used, but are not required, nor is any complicated BIST (i.e., built-in-self-test) logic.
The word line decoding circuitry preferably responds to a test mode signal to cause more than one word line to be selected in the test mode. In an exemplary embodiment, the test mode signal causes a portion of the row address signals to be ignored, which allows more than one word line to be selected. Preferably the ignored address signals represent low-order row address signals and consequently the multiply selected word lines are all adjacent to each other in a contiguous block within a sub-array. Exemplary numbers of simultaneously selected world lines include 4, 8, 16, 32, or 64 word lines, with 16 such simultaneously selected word lines being particularly preferred.
A sense circuit is preferably coupled to the selected bit line and generates a read signal which, in the test mode, indicates a pass/fail condition for all N simultaneously selected memory cells. Such a pass/fail indication may be directly conveyed as an output signal of the integrated circuit, or may be combined with other similar pass/fail signals from other selected bit line sense circuits to generate a combined pass/fail signal representing an even greater number of simultaneously tested memory cells which is then conveyed as an output signal. Multiple bit lines may be simultaneously selected within the same sub-array to each generate a multiple respective pass/fail signals which are then combined into fewer numbers of output signals. In addition, multiple sub-arrays may be simultaneously selected, each having one or more simultaneously selected bit lines, and the respective pass/fail signals conveyed directly or combined into fewer numbers of such signals, including just one such combined pass/fail signal. In certain embodiments, the pass/fail signals may be generated to also indicate a third (e.g., ‘marginal’) condition, upon which additional and/or more thorough testing may be initiated for the affected memory cells.
The invention may be advantageously applied to parallel testing of memory cells which have a low-current and a high-current state and which contribute such current, when selected, onto an associated bit line. It is particularly useful for testing passive element memory cells to ensure that each memory cell remains in its low current state. Passive element memory cells having anti-fuse elements may be tested in parallel to ensure that each remains in its unprogrammed (i.e., high impedance) state or that no other manufacturing defects are present which contribute current flow onto a selected bit line. The invention is particularly well-suited to three-dimensional memory arrays (i.e., having more than one plane of memory cells) incorporating anti-fuse passive element memory cells. In some embodiments, word lines from each of two layers that are both associated with a single bit line layer may be simultaneously selected to test in parallel memory cells located in two adjacent memory planes.
REFERENCES:
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4730273 (1988-03-01), Sluss
patent: 4740925 (1988-04-01), Kaszubinski et al.
patent: 4809231 (1989-02-01), Shannon et al.
patent: 5241500 (1993-08-01), Barth, Jr. et al.
patent: 5258954 (1993-11-01), Furuyama
patent: 5315558 (1994-05-01), Hag
patent: 5331594 (1994-07-01), Hotta
patent: 5351214 (1994-09-01), Rouy
patent: 5371706 (1994-12-01), Krentz et al.
patent: 5400344 (1995-03-01), Mori
patent: 5428621 (1995-06-01), Mehrotra et al.
patent: 5455796 (1995-10-01), Inui et al.
patent: 5469396 (1995-11-01), Eltoukhy
patent: 5519712 (1996-05-01), Shu et al.
patent: 5526312 (1996-06-01), Eltoukhy
patent: 5568419 (1996-10-01), Atsumi et al.
patent: 5572476 (1996-11-01), Eltoukhy
patent: 5574690 (1996-11-01), Kesel et al.
patent: 5608670 (1997-03-01), Akaogi et al.
patent: 5615164 (1997-03-01), Kirihata et al.
patent: 5619460 (1997-04-01), Kirihata et al.
patent: 5657284 (1997-08-01), Beffa
patent: 5751012 (1998-05-01), Wolstenholme et al.
patent: 5793675 (1998-08-01), Cappelletti et al.
patent: 5835396 (1998-11-01), Zhang
patent: 5848010 (1998-12-01), Sher
patent: 5881010 (1999-03-01), Artieri
patent: 5883826 (1999-03-01), Wendell et al.
patent: 5892716 (1999-04-01), Ingalls
patent: 5909399 (1999-06-01), Tanaka et al.
patent: 5995429 (1999-11-01), Kojima et al.
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6038183 (2000-03-01), Tsukude
patent: 6055180 (2000-04-01), Gudesen et al.
patent: 6104650 (2000-08-01), Shore
patent: 6111801 (2000-08-01), Brady
patent: 6112322 (2000-08-01), McGibney et al.
patent: 6125071 (2000-09-01), Kohno et al.
patent: 6160745 (2000-12-01), Hashimoto
patent: 6269036 (2001-07-01), Shubat
patent: 6349065 (2002-02-01), Ooishi
patent: 6370070 (2002-04-01), Chevallier et al.
patent: 6407953 (2002-06-01), Cleeves
patent: 6499124 (2002-12-01), Jacobson
patent: 6542431 (2003-04-01), Nakagawa
U.S. App. No. 09/894,704, filed Jun. 29, 2001, “Memory Array Incorporating Noise Detection Line,” inventor Roy E. Scheuerlein, 46 pp, U.S. Patent 6,522,594.
Kim C. Hardee and Rahul Sud, “A Fault-Tolerant 30 ns/375 mW 16K ×1 NMOS Static RAM,”IEEE Journal of Solid-State Circuits, vol. SC-16, No. 5, Oct. 1981, pp. 435-443.
Toshio Wada et al, “A 15-ns 1024-Bit Fully Static MOS RAM,” IEEE Journal of Solid-State Circuits, vol. SC-13, No. 5, Oct. 1978, pp. 635-639.
T. Takeshima et al, A 55ns 16 MbDRAM, ISSCC 89, 1989 International Solid-State Circuits Conference, Session 16: Dynamic RAMs, p. 246-247.
Mtrix Semiconductor, Inc.
Yoha Connie C.
Zagorin O'Brien & Graham LLP
LandOfFree
Integrated circuit memory array with fast test mode... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit memory array with fast test mode..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit memory array with fast test mode... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3219268