Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-05-02
2006-05-02
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07039890
ABSTRACT:
An integrated circuit layout method comprising the steps of: laying out a plurality of circuit elements and a plurality of connecting wires connecting the circuit elements, on a chip; generating dummy patterns in regions that lie at an interval of a first distance from the connecting wires; and changing the first distance to a second distance that differs from the first distance, with respect to a part of connecting wires among said plurality of connecting wires. After layout, when a timing inspection is carried out by finding the delay values of the connecting wires through consideration of the dummy patterns, it is possible, with respect to a connecting wire of a path exhibiting a timing error, to adjust the separation distance to the dummy patterns (the width of the dummy pattern prohibition region) to thereby correct the delay value of this wiring path.
REFERENCES:
patent: 6710449 (2004-03-01), Hyoto et al.
patent: 6751785 (2004-06-01), Oh
patent: 6815811 (2004-11-01), Ozawa et al.
patent: 2002/0184606 (2002-12-01), Ohba et al.
patent: 2003/0107134 (2003-06-01), Lee
Tajima Shogo
Takechi Akihisa
Fujitsu Limited
Levin Naum
Siek Vuthe
Staas & Halsey , LLP
LandOfFree
Integrated circuit layout method and program thereof... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit layout method and program thereof..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit layout method and program thereof... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3583820