Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Patent
1997-08-01
1999-03-30
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
438154, 438200, H01L 2100, H01L 2184, H01L2008238
Patent
active
058888535
ABSTRACT:
An elevated transistor formation includes a plurality of planes upon which transistors are formed. The plurality of transistor planes are formed at multiple relative elevations overlying a substrate wafer using deposited polysilicon to form a substrate between the layers. The polysilicon is deposited in a multiple-grain form to achieve an advantageous balance between deposition rate and substrate quality. In particular, columnar polysilicon is deposited at a temperature of approximately 620.degree. C. and above to achieve a high deposition rate directly overlying a lower-elevation transistor plane. High quality polysilicon is then deposited overlying the columnar polysilicon layer at a temperature of approximately 580.degree. C. or below. The deposition rate for high quality polysilicon is substantially lower than the deposition rate for columnar polysilicon. The highest quality substrate, upon which transistors in an elevated transistor plane are formed, is amorphous polysilicon.
REFERENCES:
patent: 4916507 (1990-04-01), Boudou et al.
patent: 4939568 (1990-07-01), Kato et al.
patent: 5128745 (1992-07-01), Takasu et al.
patent: 5426072 (1995-06-01), Finnila
patent: 5429968 (1995-07-01), Koyama
patent: 5661325 (1997-08-01), Hayashi et al.
patent: 5751050 (1998-05-01), Ishikawa et al.
patent: 5770482 (1998-07-01), Kadosh et al.
Duane Michael
Gardner Mark I.
Kadosh Daniel
Advanced Micro Devices , Inc.
Koestner Ken J.
Lattin Christopher
Niebling John F.
LandOfFree
Integrated circuit including a graded grain structure for enhanc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit including a graded grain structure for enhanc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit including a graded grain structure for enhanc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1214192