Integrated circuit identification apparatus and method

Details Integrated circuit identification apparatus and method Integrated circuit identification apparatus and method

1994-12-27

1996-09-03

Nelms, David C.

Static information storage and retrieval

Read/write circuit

365 94, 365 96, G11C 700

Patent

active

055530222

ABSTRACT:
An integrated circuit identification device (10) includes a plurality of inverters (12-16), a first bus (24), an address bus (26), a plurality of drivers (18-22), a pre-charge circuit (28) and an identification code access (30). Each inverter (12) includes a P-channel FET (32-36) and an N-channel FET (38). An identification code is written to the device (10) by selectively breaking down the gate-well dielectric layer (112) of the N-channel FET which permanently alters the FET. When the address bus provides a read signal to the gate drivers, each N-channel FET that has been altered will be unable to turn on, thus the precharging of the P-channel FET keeps the output of the inverter at a logic "1". N-channel FETs that have not be altered will be on when the read signal is provided, thus providing a logic "0".

REFERENCES:
patent: 5299151 (1994-03-01), Ishihara et al.
patent: 5325323 (1994-06-01), Nizaka

Affiliated with

Also associated with

Rating

Integrated circuit identification apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit identification apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit identification apparatus and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1956413