Integrated circuit having programmable voltage level line...

Details Integrated circuit having programmable voltage level line... Integrated circuit having programmable voltage level line...

2006-06-06

2006-06-06

Lee, Thomas C. (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

C713S500000, C330S250000, C330S297000

Reexamination Certificate

active

07058823

ABSTRACT:
There is disclosed, for use in an integrated circuit, an apparatus for driving a signal line in the integrated circuit. The apparatus comprises: 1) a line driver for receiving an incoming data signal and transmitting an outgoing data signal on the signal line; 2) a power source for supplying a plurality of power voltage levels to a power supply rail of the line driver; and 3) a power level controller for determining a data rate of the outgoing data signal and in response to the determination, selectively applying one of the plurality of power voltage levels to the power supply rail of the line driver to thereby modify an amplitude of the outgoing data signal.

REFERENCES:
patent: 4429405 (1984-01-01), Bux et al.
patent: 4706226 (1987-11-01), Houghtaling
patent: 4965828 (1990-10-01), Ergott, Jr. et al.
patent: 4969120 (1990-11-01), Azevedo et al.
patent: 5007011 (1991-04-01), Murayama
patent: 5128666 (1992-07-01), Munier et al.
patent: 5164680 (1992-11-01), Mahabadi
patent: 5248906 (1993-09-01), Mahmood
patent: 5412786 (1995-05-01), Kusano
patent: 5528172 (1996-06-01), Sundstrom
patent: 5539739 (1996-07-01), Dike et al.
patent: 5577102 (1996-11-01), Koivunen
patent: 5581729 (1996-12-01), Nishtala et al.
patent: 5623644 (1997-04-01), Self et al.
patent: 5634043 (1997-05-01), Self et al.
patent: 5659784 (1997-08-01), Inaba et al.
patent: 5694586 (1997-12-01), Eneboe
patent: 5717343 (1998-02-01), Kwong
patent: 5740346 (1998-04-01), Wicki et al.
patent: 5812875 (1998-09-01), Eneboe
patent: 5859550 (1999-01-01), Brandt
patent: 5909594 (1999-06-01), Ross et al.
patent: 5933610 (1999-08-01), Chambers et al.
patent: 5991824 (1999-11-01), Strand et al.
patent: 5996037 (1999-11-01), Emnett
patent: 6145039 (2000-11-01), Ajanovic et al.
patent: 6185629 (2001-02-01), Simpson et al.
patent: 6205524 (2001-03-01), Ng
patent: 6252865 (2001-06-01), Walton et al.
patent: 6256693 (2001-07-01), Platko
patent: 6282195 (2001-08-01), Miller et al.
patent: 6292025 (2001-09-01), Okumura
patent: 6333654 (2001-12-01), Harris et al.
patent: 6335935 (2002-01-01), Kadambi et al.
patent: 6353867 (2002-03-01), Qureshi et al.
patent: 6415361 (2002-07-01), Moh et al.
patent: 6415424 (2002-07-01), Arimilli et al.
patent: 6418497 (2002-07-01), Guthrie et al.
patent: 6477174 (2002-11-01), Dooley et al.
patent: 6504817 (2003-01-01), Oldfield et al.
patent: 6553446 (2003-04-01), Miller
patent: 6578098 (2003-06-01), Meiyappan et al.
patent: 6581116 (2003-06-01), Arimilli et al.
patent: 6584101 (2003-06-01), Hagglund et al.
patent: 6700401 (2004-03-01), Lapidus
patent: 6798736 (2004-09-01), Black et al.
patent: 2002/0053004 (2002-05-01), Pong
patent: 2002/0110120 (2002-08-01), Hagglund et al.
patent: 2002/0118041 (2002-08-01), Lapidus
patent: 2002/0120878 (2002-08-01), Lapidus
patent: 2002/0126693 (2002-09-01), Stark et al.
patent: 19949144 (2001-02-01), None
patent: 10285011 (1998-10-01), None
Uyemura John P, CMOS Logic Circuit Design, 2001, Kluwer Academic Publishers, pp. 144-145.
Tanenbaum Andrew S, Structured Computer Organization, 1984, Prentice-Hall, 2nd Ed., pp. 10-12.
Johnk Carl, Engineering Electromagnetic Fields and Waves, 1988, John Wiley & Sons, pp. 160-163.
Calder, B. and Grunwald, D., “Fast and Accurate Instruction Fetch and Branch Prediction,” Proceedings the 2nd Annual International Symposium on Computer Architecture, Chicago, IL, on pp. 2-11, [online] Retrieved from IEEE Xplore, Abstract, 1 page, Apr. 18, 1994.
Polze, A. et al., “Predictable Network Computing,” Proceedings of the 17th International Conference on Distributed Computing Systems, Baltimore, MD, on pp. 423-431, [online] Retrieved from IEEE Xplore, Abstract, 2 pages, May 27, 1997.
Wee-Seng Soh and Kim, H.S., “Dynamic bandwidth reservation in hierarchical wireless ATM networks using GPS-based prediction,” IEEE VTS 50th Vehicular Technology Conference, Amsterdam, Netherlands, on pp. 428-432 vol. 1, [online] Retrieved from IEEE Xplore, Abstract, 2 pages, Sep. 19, 1999.

Affiliated with

Also associated with

Rating

Integrated circuit having programmable voltage level line... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit having programmable voltage level line..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having programmable voltage level line... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3661399