Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-03-23
2009-12-29
Kerveros, James C (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C710S011000
Reexamination Certificate
active
07640481
ABSTRACT:
A method according to one embodiment may include operating an integrated circuit in a selected mode of operation. The integrated circuit may include first circuitry and second circuitry. The first circuitry may be capable of performing at least one operation including, at least in part, generating check data based at least in part upon other data, regenerating the other data based at least in part upon the check data, and/or determining locations of the check data and the other data in storage. The second circuitry may be capable of controlling, at least in part, at least one interface to transmit from and/or receive at the integrated circuit the check data and/or the other data. Depending at least in part upon the selected mode of operation, the first circuitry may be either enabled to perform or disabled from performing the at least one operation.
REFERENCES:
patent: 5257391 (1993-10-01), DuLac et al.
patent: 5345565 (1994-09-01), Jibbe et al.
patent: 5509121 (1996-04-01), Nakata et al.
patent: 5841985 (1998-11-01), Jie et al.
patent: 5884044 (1999-03-01), Marsanne et al.
patent: 5920893 (1999-07-01), Nakayama et al.
patent: 5922062 (1999-07-01), Evoy
patent: 5946634 (1999-08-01), Korpela
patent: 6038400 (2000-03-01), Bell et al.
patent: 6072803 (2000-06-01), Allmond et al.
patent: 6115771 (2000-09-01), Born
patent: 6115797 (2000-09-01), Kanda et al.
patent: 6189052 (2001-02-01), Nilsson et al.
patent: 6240482 (2001-05-01), Gates et al.
patent: 6246271 (2001-06-01), Takada et al.
patent: 6246671 (2001-06-01), Glass, III et al.
patent: 6253268 (2001-06-01), Bjorkengren et al.
patent: 6334160 (2001-12-01), Emmert et al.
patent: 6438678 (2002-08-01), Cashman et al.
patent: 6504851 (2003-01-01), Abler et al.
patent: 6633933 (2003-10-01), Smith et al.
patent: 6640278 (2003-10-01), Nolan et al.
patent: 6643654 (2003-11-01), Patel et al.
patent: 6690655 (2004-02-01), Miner et al.
patent: 6721854 (2004-04-01), Asano et al.
patent: 6721872 (2004-04-01), Dunlop et al.
patent: 6728795 (2004-04-01), Farazmandnia et al.
patent: 6742060 (2004-05-01), Poisner et al.
patent: 6748488 (2004-06-01), Byrd
patent: 6779063 (2004-08-01), Yamamoto
patent: 6871244 (2005-03-01), Cahill et al.
patent: 6928521 (2005-08-01), Burton et al.
patent: 7073022 (2006-07-01), El-Batal et al.
patent: 7080190 (2006-07-01), Weber
patent: 7107385 (2006-09-01), Rajan et al.
patent: 2003/0074515 (2003-04-01), Resnick
patent: 2003/0093598 (2003-05-01), Park
patent: 2003/0219003 (2003-11-01), Parekh
patent: 2003/0219033 (2003-11-01), Silvester
patent: 2003/0221061 (2003-11-01), El-Batal et al.
patent: 2003/0225724 (2003-12-01), Weber
patent: 2003/0229739 (2003-12-01), Brewer et al.
patent: 2003/0229748 (2003-12-01), Brewer et al.
patent: 2003/0237022 (2003-12-01), Thayer
patent: 2004/0015762 (2004-01-01), Klotz et al.
patent: 2004/0024858 (2004-02-01), Garcelon et al.
patent: 2004/0030822 (2004-02-01), Rajan et al.
patent: 2004/0064612 (2004-04-01), Pinto et al.
patent: 2004/0081179 (2004-04-01), Gregorcyk, Jr.
patent: 2004/0098518 (2004-05-01), Beckett et al.
patent: 2004/0098530 (2004-05-01), Earl et al.
patent: 2004/0098645 (2004-05-01), Beckett et al.
patent: 2004/0204029 (2004-10-01), Parry
patent: 2005/0015532 (2005-01-01), Beckett et al.
patent: 2005/0149793 (2005-07-01), Beckett et al.
patent: 19616753 (1996-12-01), None
patent: 10056198 (2002-02-01), None
patent: 0508604 (1992-11-01), None
patent: WO 01/25942 (2001-04-01), None
patent: PCT/US03/34803 (2004-03-01), None
patent: PCT/US03/34368 (2004-06-01), None
patent: WO 2004046913 (2004-06-01), None
patent: PCT/US2004/012021 (2005-02-01), None
DSLWebserver.com, Diagram:Single Computer Using NAT + Crossover Cable, May 29, 2001.
DSLWebserver.com, Diagram:Two Computer Crossover Cable Network, Jun. 10, 2001.
SearchNetworking.com, Definitions for Crossover Cable, Sep. 16, 2002.
Intel Corporation product brief, 2 pages.
Intel Corporation, Intel Network Infrastructure Processors, Extending Intelligence in the Network.
Benner, Alan, “Fibre Channel Gigabit Comm. and I/O for Computer Networks,” McGraw Hill 1996, Chapters 6, 7, 8, 12 and 17.
Intel Corp., AAU Support Library for the Intel 80310 I/O Processor Chipset and 80321 I/O Processor, Reference Manual, Apr. 2002.
Intel Corp., Intel XScale Microarchitecture, Technical Summary, 2002.
Postel, J., et al., Internet Control Message Protocol, DARPA Internet Program Protocol Specification, Sep. 1981, 19 pages.
Internet Protocol, DARPA Internet Program Protocol Specification, Information Sciences Institute, Univ. of Sourthern CA, Sep. 1981, 45 pages.
Elliot, R., et al., Serial Attached SCSI, Proposed Serial Attached SCSI working draft, Apr. 25, 2002.
Deyring, K.P. et al., Serial ATA: High Speed Specialized AT Attachment, Revision 1.0, Aug. 29, 2001.
Intel Corporation, Intel XScale Core, Developer's Manual, Dec. 2000.
http://www.promise.com/support/download/download2.sub.—eng.asp?category=a-ll&os=100&productID=18.
X-bit Labs article—“VIA KT266: Final Verdict. MSI K7T266 Pro Mainboard” found at http://www.xbitlabs.com/articles/mainboards/display/msi-k7t266-p-ro.html—Dated May 10, 2001.
International Preliminary Report on Patentability for Patent Application No. PCT/US2004/012021, mailed Dec. 8, 2005, 6 Pages.
Ultra 100 User Manual found at : .quadrature..quadrature. http://www.promise.com/support/download/download2-.sub.—eng.asp?category=all&os=100&productID=18. quadrature..quadrature.Dat-ed Nov. 21, 2000.
Office Action mailed on Jul. 27, 2006 regarding U.S. Appl. No. 10/301,027, filed Nov. 20, 2002.
Office Action mailed on Jul. 27, 2006 regarding U.S. Appl. No. 11/036,418, filed Jan. 14, 2005.
Atallah Deif N.
Beckett Richard C.
Intel Corporation
Kerveros James C
LandOfFree
Integrated circuit having multiple modes of operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having multiple modes of operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having multiple modes of operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4097791