Integrated circuit having multiple modes of operation

Details Integrated circuit having multiple modes of operation Integrated circuit having multiple modes of operation

2007-04-17

2007-04-17

Kerveros, James C (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S724000

Reexamination Certificate

active

10301028

ABSTRACT:
A method according to one embodiment may include operating an integrated circuit in a selected mode of operation. The integrated circuit may include first circuitry and second circuitry. The first circuitry may be capable of performing at least one operation including, at least in part, generating check data based at least in part upon other data, regenerating the other data based at least in part upon the check data, and/or determining locations of the check data and the other data in storage. The second circuitry may be capable of controlling, at least in part, at least one interface to transmit from and/or receive at the integrated circuit the check data and/or the other data. Depending at least in part upon the selected mode of operation, the first circuitry may be either enabled to perform or disabled from performing the at least one operation.

REFERENCES:
patent: 5257391 (1993-10-01), DuLac et al.
patent: 5509121 (1996-04-01), Nakata et al.
patent: 5841985 (1998-11-01), Jie et al.
patent: 5884044 (1999-03-01), Marsanne et al.
patent: 5946634 (1999-08-01), Korpela
patent: 6038400 (2000-03-01), Bell et al.
patent: 6072803 (2000-06-01), Allmond et al.
patent: 6115771 (2000-09-01), Born
patent: 6189052 (2001-02-01), Nilsson et al.
patent: 6246271 (2001-06-01), Takada et al.
patent: 6246671 (2001-06-01), Lattanzi et al.
patent: 6253268 (2001-06-01), Bjorkengren et al.
patent: 6334160 (2001-12-01), Emmert et al.
patent: 6438678 (2002-08-01), Cashman et al.
patent: 6504851 (2003-01-01), Abler et al.
patent: 6633933 (2003-10-01), Smith et al.
patent: 6643654 (2003-11-01), Patel et al.
patent: 6690655 (2004-02-01), Miner et al.
patent: 6721872 (2004-04-01), Dunlop et al.
patent: 6748488 (2004-06-01), Byrd et al.
patent: 6871244 (2005-03-01), Cahill et al.
patent: 2003/0074515 (2003-04-01), Resnick
patent: 2003/0093598 (2003-05-01), Park
patent: 2003/0219033 (2003-11-01), Silvester
patent: 2003/0229739 (2003-12-01), Brewer et al.
patent: 2003/0229748 (2003-12-01), Brewer et al.
patent: 2004/0015762 (2004-01-01), Klotz et al.
patent: 2004/0024858 (2004-02-01), Garcelon et al.
patent: 2004/0081179 (2004-04-01), Gregorcyk, Jr.
patent: 2004/0098518 (2004-05-01), Beckett et al.
patent: 2004/0098530 (2004-05-01), Earl et al.
patent: 2004/0098645 (2004-05-01), Becket et al.
patent: 2004/0204029 (2004-10-01), Parry
patent: 2005/0015532 (2005-01-01), Beckett et al.
patent: 2005/0149793 (2005-07-01), Beckett et al.
patent: 19616753 (1996-12-01), None
patent: 10056198 (2002-02-01), None
patent: 0508604 (1992-11-01), None
patent: WO 01/25942 (2001-04-01), None
patent: US03/34368 (2004-06-01), None
patent: WO 2004/046913 (2004-06-01), None
patent: US2004/012021 (2005-02-01), None
PCT International Search Report, International Application No. PCT/US 03/34803, Completed: Mar. 31, 2004, 4 pages.
Intel Corporation product brief, 2 pages, 2002.
Intel Corporation, Intel Network Infrastucture Processors, Extending Intelligence in the Network, 2002.
Alan Benner, “Fibre Channel Gigabit Communications and I/O for Computer Networks”, McGraw Hill 1996, Chapters 6, 7, 8, 12, and 17.
Intel Corp., AAU Support Library for the Intel 80310 I/O Processor Chipset and 80321 I/O Processor, Reference Manual, Apr. 2002.
Intel Corp., Intel XScale Microarchitecture, Technical Summary, 2000.
J. Postel et al., Internet Control Message Protocol, DARPA Internet Program Protocol Specification, Sep. 1981, 19 pages.
Internet Protocol, DAPRA Internet Program Protocol Specification, Information Sciences Institute, Univ. of Southern California, Sep. 1981, 45 pages.
R. Elliot et al., Serial Attached SCSI, Proposed Serial Attached SCSI working draft, Apr. 25, 2002.
KP Deyring et al., Serial ATA: High Speed Serialized AT Attachment, Revision 1.0, Aug. 29, 2001.
Intel Corporation, Intel XScale Core, Developer's Manual, Dec. 2000.
DSL Webserver,com, Diagram:Singel Computer using NAT + Crossover Cable. May 29, 2001.
DSL Webserver,com, Diagram:Two Computer Crossover Cable Network. Jun. 10, 2001.
SearchNetworking.com Definitions for Crossover cable, Sep. 16, 2002.
Office Action mailed by Examiner David E. Martinez on Jul. 27, 2006 regarding Application No. 10/301,027, filing date Nov. 20, 2002.
Office Action mailed by Examiner David E. Martinez on Jul. 27, 2006 regarding Application No. 11/036,418 filing date Jan. 14, 2005.

Affiliated with

Also associated with

Rating

Integrated circuit having multiple modes of operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit having multiple modes of operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having multiple modes of operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3738930