Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Patent
1998-09-04
2000-11-28
Gaffin, Jeffrey
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
174258, 174262, H05K 103
Patent
active
061538337
ABSTRACT:
An improved multilevel interconnect structure is provided. The interconnect structure includes several levels of conductors, wherein conductors on one level are staggered with respect to conductors on another level. Accordingly, a space between conductors on one level is directly above or directly below a conductor within another level. The staggered interconnect lines are advantageously used in densely spaced regions to reduce the interlevel and intralevel capacitance. Furthermore, an interlevel and an intralevel dielectric structure includes optimally placed low K dielectrics which exist in critical spaced areas to minimize capacitive coupling and propagation delay problems. The low K dielectric, according to one embodiment, includes a capping dielectric which is used to prevent corrosion on adjacent metallic conductors, and serves as an etch stop when conductors are patterned. The capping dielectric further minimizes the overall intrinsic stress of the resulting intralevel and interlevel dielectric structure.
REFERENCES:
patent: 4332881 (1982-06-01), Shankoff
patent: 4490690 (1984-12-01), Suzuki
patent: 4781945 (1988-11-01), Nishimura et al.
patent: 5028743 (1991-07-01), Kawakami et al.
patent: 5251108 (1993-10-01), Doshita
patent: 5293059 (1994-03-01), Tamura
patent: 5371047 (1994-12-01), Greco et al.
patent: 5482894 (1996-01-01), Havemann
patent: 5506450 (1996-04-01), Lee et al.
patent: 5565384 (1996-10-01), Havemann
patent: 5733797 (1998-03-01), Yamaka
patent: 5844783 (1998-12-01), Kojima
Wolf et al., "Silicon Processing for the VLSI Era vol. 1," Lattice Press, Calif., 1986, pp. 546-549.
Wolf, "Silicon Processing for the VLSI Era vol. 2," Lattice Press, Calif., 1990, pp. 230 and 254.
Patent Abstracts of Japan, vol. 016, No. 360 (E-1243), Aug. 4, 1992.
International Search Report for PCT/US 97/02329 mailed Jun. 20, 1997.
Bandyopadhyay Basab
Brennan William S.
Dawson Robert
Fulford Jr. H. Jim
Hause Fred N.
Advanced Micro Devices , Inc.
Cuneo Kamand
Daffer Kevin L.
Gaffin Jeffrey
LandOfFree
Integrated circuit having interconnect lines separated by a diel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having interconnect lines separated by a diel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having interconnect lines separated by a diel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1727653