Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-04-04
2006-04-04
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07024641
ABSTRACT:
The present invention provides an integrated circuit (IC). In one embodiment, the IC includes a substrate and a plurality of gate array blocks located on the substrate. Each of the blocks includes a programmable gate array (PGA) containing at least a portion of a circuit design in an interconnect layer thereof, and a field-programmable gate array (FPGA) coupled to the PGA and capable of containing a configuration that augments the portion of the circuit design. In this embodiment, the PGA and the FPGA cooperate to effect the circuit design. In another aspect, the present invention provides a method of designing an IC. In yet another aspect, the present invention provides a method of manufacturing ICs.
REFERENCES:
patent: 5930153 (1999-07-01), Melville et al.
patent: 6151682 (2000-11-01), van der Wal et al.
patent: 6321366 (2001-11-01), Tseng et al.
patent: 6389558 (2002-05-01), Herrmann et al.
patent: 6904586 (2005-06-01), Bemanian et al.
“A Reconfigurable Multi-Function Computing Cache Architecture” by Hue-Sung Kim, et al.; DCNL Conference 2000; 10 pages.
“A C Compiler for a Processor With a Reconfigurable Functional Unit” by Zhi Alex Ye, et al.; FPGA 2000; 6 pages.
“Communicating Logic: An Alternative Embedded Stream Processing Paradigm” by Norbert Imlig, et al.; ASP-DAC 2000; 6 pages.
Reconfigurable Computing: Its Concept and a Practical Embodiment Using Newly Developed Dynamically Reconfigurable Logic (DRL) LSI; by Masakazu Yamashina, et al.; ASP-DAC 2000; 4 pages.
“A Representation for Dynamic Graphs in Reconfigurable Hardware and its Application to Fundamental Graph Algorithms” by Lorenz Huelsbergen; FPGA Feb. 2000; 5 pages.
“A Benchmark Suite for Evaluating Configurable Computing Systems—Status, Reflections, and Future Directions” by S. Kumar, et al.; FPGA 2000; 9 pages.
“The Application of Genetic Algorithms to the Design of Reconfigurable Reasoning VLSI Chips” by Moritoshi Yasunaga, et al.; FPGA 2000; 10 pages.
“Reconfigurable Computing: What, Why, and Implications for Design Automation” by Andre DeHorn and John Wawrzynek; DAC 1999; 6 pages.
“MorphoSys: Case Study of a Reconfigurable Computing System Targeting Multimedia Applications” by Hartej Singh, et al.; DAC 2000; 6 pages.
“An Architecture-Driven Metric for Simultaneous Placement and Global Routing for FPGA's” by Yao-Wen Chang and Yu-Tsang Chang: DAC 2000; 6 pages.
“Using General-Purpose Programming Languages for FPGA Design” by Brad L. Hutchings and Brent E. Nelson; DAC 2000; 6 pages.
“Dynamically Reconfigurable Architecture for Image Processor Applications” by Alexandro M.S. Adario, et al.; DAC 1999; 6 pages.
“An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications” by Meenakshi Kaul, et al.; DAC 1999; 7 pages.
“A Scheduling and Allocation Method to Reduce Data Transfer Time by Dynamic Reconfiguration” by Kazuhito Ito, 2000 Asia & South Pacific DAC; 6 pages.
Do Thuan
Hitt Gaines PC
LSI Logic Corporation
LandOfFree
Integrated circuit having a programmable gate array and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having a programmable gate array and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having a programmable gate array and a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3599213