Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2004-03-31
2008-08-19
Shah, Sanjiv (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S104000, C711S111000, C711S112000, C365S189050, C365S189070, C365S230060, C365S230030, C365S230080, C365S233100, C365S189040, C365S230050
Reexamination Certificate
active
07415590
ABSTRACT:
An integrated circuit comprising a memory cell array capable of simultaneously performing data read and write operations is provided. The integrated circuit to which inputs and outputs (IOs) are separately provided and to which a write address and a read address are simultaneously input during one period of a clock signal comprises a plurality of memory blocks, the memory blocks comprising a plurality of sub-memory blocks, a plurality of data memory blocks corresponding to the memory blocks, and a tag memory controlling unit, which writes data to the memory blocks or reads data from the memory blocks in response to the write address or the read address, wherein access to the same sub-memory block is not simultaneously performed when the write address and the read address are the same.
REFERENCES:
patent: 5226010 (1993-07-01), Glider et al.
patent: 5303200 (1994-04-01), Elrod et al.
patent: 5598554 (1997-01-01), Litaize et al.
patent: 5752260 (1998-05-01), Liu
patent: 5818786 (1998-10-01), Yoneda
patent: 5978897 (1999-11-01), Nakagawa
patent: 6141742 (2000-10-01), Favor
patent: 6202128 (2001-03-01), Chan et al.
patent: 6356484 (2002-03-01), Dosaka et al.
patent: 6463514 (2002-10-01), Ray et al.
patent: 6480927 (2002-11-01), Bauman
patent: 6625699 (2003-09-01), Cohen et al.
patent: 7093062 (2006-08-01), Cioaca
patent: 2003/0097529 (2003-05-01), Arimilli et al.
patent: 2004/0085817 (2004-05-01), Kim et al.
patent: 2004-0036477 (2004-04-01), None
Sohn Kyo-Min
Suh Young-Ho
Campos Yaima
F. Chau & Assoc. LLC
Samsung Electronic Co. Ltd.
Shah Sanjiv
LandOfFree
Integrated circuit having a memory cell array capable of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having a memory cell array capable of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having a memory cell array capable of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4001566