Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-01-31
2010-06-15
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07739641
ABSTRACT:
A method of operating a computer to generate a timing constraints file for controlling a clock tree synthesis tool, the method comprising: inputting into the computer data defining a circuit to be synthesised, the circuit including a plurality of timing paths each including at least one of a first timing portion, a second timing portion and a third timing portion; executing a tool in the computer to read the data and to analyse the delay on each the first and third portion of each the timing path, to compare the delays and to set a clock latency for at least one of start and end points of the second portion of at least one timing path in dependence on the comparison; and outputting a timing constraints file including commands for controlling the clock tree synthesis tool, the commands defining the clock latencies.
REFERENCES:
patent: 5896299 (1999-04-01), Ginetti et al.
patent: 6550044 (2003-04-01), Pavisic et al.
patent: 6550045 (2003-04-01), Lu et al.
patent: 6795954 (2004-09-01), Andreev et al.
patent: 6810515 (2004-10-01), Lu et al.
patent: 6907590 (2005-06-01), Al-Dabagh et al.
patent: 6941533 (2005-09-01), Andreev et al.
patent: 7039891 (2006-05-01), Tetelbaum
patent: 7075336 (2006-07-01), Kojima et al.
patent: 7296246 (2007-11-01), Kuehlmann et al.
patent: 2002/0124230 (2002-09-01), Cai et al.
patent: 2003/0014724 (2003-01-01), Kojima et al.
patent: 2004/0076067 (2004-04-01), Andreev et al.
patent: 2004/0078766 (2004-04-01), Andreev et al.
patent: 2006/0064658 (2006-03-01), Minonne et al.
Garbowski Leigh Marie
STMicroelecronics (Research & Development) Limited
LandOfFree
Integrated circuit having a clock tree does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having a clock tree, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having a clock tree will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4172219