Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-08-31
2004-09-07
Williams, Alexander Oscar (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S300000, C257S528000, C257S532000, C257S311000, C257S310000, C257S298000, C257S701000, C257S700000, C257S758000, C257S068000, C257S071000, C257S759000, C257S769000, C257S770000, C257S751000, C257S755000, C257S767000
Reexamination Certificate
active
06787833
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to contact structures, and more particularly to contact structures used in the fabrication of integrated circuits.
BACKGROUND OF THE INVENTION
An integrated circuit, such as a dynamic random access memory (DRAM) includes passive devices, such as capacitors, and active devices, such as metal-oxide semiconductor field-effect transistors (MOSFETS), fabricated on a single substrate. In fabricating an integrated circuit to perform a particular function, the passive and active devices are coupled together. For example, a capacitor electrode is electrically coupled to a MOSFET drain or source to form a dynamic random access memory (DRAM) cell for storing information.
One method of coupling a capacitor electrode to a MOSFET drain or source includes the operation of directly coupling the capacitor electrode to the drain or source by fabricating the capacitor electrode at the drain or source. Unfortunately, several problems arise when a non-silicon electrode is directly coupled to a MOSFET drain or source. First, the electrode can experience oxidation, which interferes with the electrode conductivity and may cause unpredictable memory cell operation. Electrode oxidation is most likely to occur during capacitor formation processes performed in an O
2
atmosphere. Second, atomic migration to and from a substrate, such as silicon substrate, may occur between the substrate in which the MOSFET source and drain are formed and other integrated circuit elements, such as the dielectric layer of a capacitor. Atomic migration alters the electrical properties of the integrated circuit elements and may cause unpredictable memory cell operation.
One solution to these problems is to form a contact structure having a barrier layer located between the electrode and the source or drain for blocking oxygen migration and atomic migration to and from the substrate. Unfortunately, a single barrier layer that effectively blocks both oxygen migration and atomic migration from the substrate may react with the conductive layer fabricated at the source or drain and cause unpredictable circuit operation.
For these and other reasons, there is a need for the present invention.
SUMMARY OF THE INVENTION
The above mentioned problems with coupling devices in integrated circuits and other problems are addressed by the present invention and will be understood by reading and studying the following specification. A contact structure is described that includes one or more layers and other structures for blocking atomic migration in an integrated circuit, which improves the reliability of the circuit.
The present invention provides, in one embodiment, a contact including a polysilicon layer formed on a substrate, one or more barrier layers formed above the polysilicon layer, and a barrier structure encircling the polysilicon layer and the one or more barrier layers. The polysilicon layer provides a conductive material for coupling to an active or a passive device in an integrated circuit. At least one of the one or more barrier layers restricts the migration of atoms to and from the substrate, and at least one of the one or more barrier layers restricts the migration of oxygen atoms. Restricting the migration of substrate atoms, prevents the electrical properties of the integrated circuit devices from being inadvertently altered during circuit fabrication. Restricting the migration of oxygen atoms, deters oxidation at electrode surfaces, such as capacitor electrode surfaces. Since the barrier layers of the contact are also electrically conductive, the contact is suitable for use in interconnecting integrated circuit devices.
In an alternate embodiment, the present invention provides a method of fabricating a contact. The method includes forming a polysilicon layer and a tungsten nitride layer above a base integrated circuit structure. The polysilicon layer is formed at an electrical connection site of an integrated circuit device. The polysilicon layer and the tungsten nitride layer are etched to a level below the surface of the base integrated circuit structure. The polysilicon layer encircling the contact is etched much deeper, and a silicon nitride layer is formed to encircle the tungsten nitride layer. A ruthenium silicide layer is formed above the tungsten nitride layer as an oxygen barrier. The silicon nitride layer prevents the polysilicon layer from reacting with the ruthenium silicide layer. After polishing and cleaning, the ruthenium silicide layer is ready for coupling to an integrated circuit device.
REFERENCES:
patent: 5869901 (1999-02-01), Kusuyama
patent: 6093615 (2000-07-01), Schuele et al.
patent: 6211035 (2001-04-01), Moise et al.
patent: 6271131 (2001-08-01), Uhlenbrock et al.
patent: 6348709 (2002-02-01), Graettinger et al.
patent: 6410397 (2002-06-01), Ochiai et al.
patent: 6417101 (2002-07-01), Hong
patent: 6433430 (2002-08-01), Sharan et al.
patent: 6445023 (2002-09-01), Vaartstra et al.
patent: 6589867 (2003-07-01), Schuele et al.
patent: 2001/0045591 (2001-11-01), Tsunemine et al.
patent: 2001/0053576 (2001-12-01), DeBoer et al.
patent: 2002/0008265 (2002-01-01), Beitel et al.
patent: 2002/0011615 (2002-01-01), Nagata et al.
patent: 2002/0011618 (2002-01-01), Ishibashi et al.
patent: 2002/0022334 (2002-02-01), Yang et al.
patent: 2002/0025665 (2002-02-01), Juengling
patent: 2002/0052126 (2002-05-01), Lee et al.
patent: 2002/0056864 (2002-05-01), Agarwl
patent: 2002/0072223 (2002-06-01), Gilbert et al.
patent: 2002/0098628 (2002-07-01), Hamada et al.
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Williams Alexander Oscar
LandOfFree
Integrated circuit having a barrier structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having a barrier structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having a barrier structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3262931