Integrated circuit gate conductor which uses layered spacers to

Details Integrated circuit gate conductor which uses layered spacers to Integrated circuit gate conductor which uses layered spacers to

1996-12-06

1998-12-08

Munson, Gene M.

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257408, 257900, H01L 2978

Patent

active

058474285

ABSTRACT:
A transistor is provided with a graded source/drain junction. At least two dielectric spacers are formed in sequence upon the gate conductor. Adjacent dielectric spacers have dissimilar etch characteristics. An ion implant follows the formation of at least two of the dielectric spacers to introduce dopants into the source/drain region of the transistor. The ion implants are placed in different positions a spaced distance from the gate conductor according to a thickness of the dielectric spacers. As the implants are introduced further from the channel, the implant dosage and energy is increased. In a second embodiment, the ion implants are performed in reverse order. The dielectric spacers pre-exist on the sidewall surfaces of the gate conductor. The spacers are sequentially removed followed by an ion implant. An etchant is used which attacks the spacer to be removed but not the spacer beneath to the one being removed. Each time, the implants are performed with a lower energy and with a lower dosage so as to grade the junction with lighter concentrations and energies as the implant areas approach the channel. Reversing the implantation process enables high-temperature thermal anneals required for high-concentration low-diffusivity dopants to be performed first. The LDD implant comprises dopants of lower concentration and higher diffusivity requiring lower temperature anneals. Performing lower temperature anneals later in the sequence affords a lessened opportunity for undesirable short-channel effects.

REFERENCES:
patent: 4951100 (1990-08-01), Parillo
patent: 5091763 (1992-02-01), Sanchez
patent: 5274261 (1993-12-01), Chen
patent: 5324974 (1994-06-01), Liao
patent: 5334870 (1994-08-01), Katada et al.
patent: 5663586 (1997-09-01), Lin
patent: 5719425 (1998-02-01), Akram et al.

Affiliated with

Also associated with

Rating

Integrated circuit gate conductor which uses layered spacers to does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit gate conductor which uses layered spacers to , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit gate conductor which uses layered spacers to will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-180665