Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent
1995-10-11
1997-02-04
Westin, Edward P.
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
326 44, 327525, 365 96, H03K 19177
Patent
active
056002629
ABSTRACT:
To facilitate the simultaneous programming of multiple antifuses on an integrated circuit, a first current path is established from a first programming terminal (VPP1) of a programmable logic device through a first antifuse to be programmed and a second current path is established from a second programming terminal (VPP2) of the programmable logic device through a second antifuse to be programmed. By supplying the programming current for programming the first antifuse from a different terminal than the programming current for programming the second antifuse, the two antifuses can be programmed simultaneously with an adequate amount of programming current being supplied to each antifuse. A programming current multiplexer circuit is disclosed for selectively coupling either a first programming voltage (VPP1) terminal, a second programming voltage (VPP2), or a ground terminal (GND) to a programming bus and/or to an antifuse to be programmed. The first and second current paths can be established using multiple such programming current multiplexer circuits.
REFERENCES:
patent: 3987287 (1976-10-01), Cox et al.
patent: 4207556 (1980-06-01), Sugiyama et al.
patent: 4433331 (1984-02-01), Kollaritsch
patent: 4442507 (1984-04-01), Roesner
patent: 4455495 (1984-06-01), Masuhara et al.
patent: 4642487 (1987-02-01), Carter
patent: 4670749 (1987-06-01), Freeman
patent: 4698589 (1987-10-01), Blankenship et al.
patent: 4749947 (1988-06-01), Gheewala
patent: 4758745 (1988-06-01), El Gamal et al.
patent: 4783763 (1988-11-01), Bergman
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4899205 (1990-02-01), Hamdy et al.
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 4910418 (1990-03-01), Graham et al.
patent: 4924287 (1990-05-01), Orbach
patent: 4933898 (1990-06-01), Gilberg et al.
patent: 4945267 (1990-07-01), Galbraith
patent: 4949084 (1990-08-01), Schwartz et al.
patent: 4963770 (1990-10-01), Keida
patent: 4969124 (1990-11-01), Luich et al.
patent: 4972105 (1990-11-01), Burton et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5008855 (1991-04-01), Eltoukhy et al.
patent: 5015885 (1991-05-01), El Gamal et al.
patent: 5049969 (1991-09-01), Orbach et al.
patent: 5055718 (1991-10-01), Galbraith et al.
patent: 5070384 (1991-12-01), McCollum et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5083083 (1992-01-01), El-Ayat et al.
patent: 5095228 (1992-03-01), Galbraith et al.
patent: 5099149 (1992-03-01), Smith
patent: 5126282 (1992-06-01), Chiang et al.
patent: 5130777 (1992-07-01), Galbraith et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5134457 (1992-07-01), Hamdy et al.
patent: 5140554 (1992-08-01), Schreck et al.
patent: 5166556 (1992-11-01), Hsu et al.
patent: 5172014 (1992-12-01), El-Ayat et al.
patent: 5187393 (1993-02-01), El Gamal et al.
patent: 5191241 (1993-03-01), McCollum et al.
patent: 5194759 (1993-03-01), El-Ayat et al.
patent: 5196724 (1993-03-01), Gordon et al.
patent: 5198705 (1993-03-01), Galbraith et al.
patent: 5200632 (1993-04-01), Lee
patent: 5208530 (1993-05-01), El-Ayat et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5223792 (1993-06-01), El-Ayat et al.
patent: 5243226 (1993-09-01), Chan
patent: 5294846 (1994-03-01), Paivinen
patent: 5302546 (1994-04-01), Gordon et al.
patent: 5309091 (1994-05-01), El-Ayat et al.
patent: 5316971 (1994-05-01), Chiang et al.
patent: 5317698 (1994-05-01), Chan
patent: 5327024 (1994-07-01), Cox
patent: 5341030 (1994-08-01), Galbraith
patent: 5341043 (1994-08-01), McCollum
patent: 5341092 (1994-08-01), El-Ayat et al.
patent: 5371414 (1994-12-01), Galbraith
El Gamal et al., "An Architecture for Electrically Configurable Gate Arrays", IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 394-398.
El-Ayat et al., "A CMOS Electrically Configurable Gate Array", IEEE International Solid-State Circuits Conference, 1988, Digest of Technical Papers, pp. 76-77.
An Introduction To QuickLogic's pasic Devices and SpDE Development Environment, QuickLogic Corporation, Apr. 1991, pp. 1-12.
Birkner et al., "A Very High-Speed Field Programmable Gate Array Using Metal-to-Metal Antifuse Programmable Elements", paper presented at IEEE 1991 Custom Integrated Circuits Conference, Session 1, May 12, 1991, 7 pgs.
"Very High Speed Programmable ASIC Devices and Development Tools", QuickLogic Corporation, pASIC Toolkit User's Guide, Jun. 1991, 191 pgs.
Raffel et al., "A Wafer-Scale Digital Integrator Using Restructurable VSLI", IEEE Journal of Solid-State Circuits, vol. SC-20, No. 1, Feb. 1985, pp. 399-406.
"Very High Speed FPGAs", QuickLogic Corporation 1994 Data Book, QuickLogic Corporation, 1994, 72 pgs.
Brown et al., Field-Programmable Gate Arrays, Kluwer Academic Publishers, 1992, (Chapters 2 and 5, plus references) total 66 pgs.
Trimberger et al., Field-Programmable Gate Array Technology, Kluwer Academic Publishers, 1994, (Chapter 3, plus references) total 45 pgs.
"FPGA Data Book and Design Guide", Actel Corporation 1994 Data Book, 75 pgs .
Driscoll Benjamin D.
QuickLogic Corporation
Wallace T. Lester
Westin Edward P.
LandOfFree
Integrated circuit facilitating simultaneous programming of mult does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit facilitating simultaneous programming of mult, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit facilitating simultaneous programming of mult will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-682775