Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Patent
1996-09-17
1999-01-19
Chaudhuri, Olik
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
With peripheral feature due to separation of smaller...
257208, H01L 23544
Patent
active
058616608
ABSTRACT:
A semiconductor integrated-circuit die includes a substrate of semiconductor material that has an edge. A conductive layer is disposed on the substrate, and a first insulator layer is disposed between the said substrate and the conductive layer. A functional circuit is disposed in the die. A conductive path is disposed beneath the insulator layer and is coupled to the circuit, the conductive path having an end portion that is located substantially at the edge of the substrate. The wafer on which the die is disposed has one or more signal lines that run along the scribe lines of the wafer. Before the die is scribed from the wafer, the conductive path couples the circuit on the die to one of these signal lines. The end portion of the conductive path is formed when the die is scribed from the wafer.
REFERENCES:
patent: 4651304 (1987-03-01), Takata
patent: 5208776 (1993-05-01), Nasu et al.
patent: 5212394 (1993-05-01), Iwasaki et al.
patent: 5300816 (1994-04-01), Lee et al.
patent: 5339277 (1994-08-01), McClure
patent: 5341336 (1994-08-01), McClure
patent: 5349219 (1994-09-01), Murao et al.
patent: 5402318 (1995-03-01), Otsuka et al.
patent: 5459688 (1995-10-01), Pfiester et al.
patent: 5466952 (1995-11-01), Moody
patent: 5471430 (1995-11-01), Sawada
patent: 5539325 (1996-07-01), Rostoker et al.
patent: 5548135 (1996-08-01), Avery
patent: 5593927 (1997-01-01), Farnworth et al.
patent: 5629557 (1997-05-01), Yamaha
"Wafer Burn-In Isolation Circuit," IBM Technical Disclosure Bulletin, 32(6B):442-443, Nov. 1989.
Bove et al., "Impedance Terminator For AC Testing Monolithic Chips," IBM Technical Disclosure Bulletin, 15(9):2681-2682, Feb. 1973.
"Wafer Level Test and Burn-In," IBM Technical Disclosure Bulletin, 33(8):1-2, Jan. 1991.
Cao Phat X.
Carlson David V.
Chaudhuri Olik
Galanthay Theodore E.
Jorgenson Lisa K.
LandOfFree
Integrated-circuit die suitable for wafer-level testing and meth does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated-circuit die suitable for wafer-level testing and meth, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated-circuit die suitable for wafer-level testing and meth will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1248854