Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – On insulating carrier other than a printed circuit board
Reexamination Certificate
1999-11-05
2003-06-17
Graybill, David E. (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
On insulating carrier other than a printed circuit board
C257S676000, C257S737000, C257S784000, C257S787000
Reexamination Certificate
active
06580159
ABSTRACT:
FIELD OF THE INVENTION
The present invention concerns packages for an integrated circuit device, substrates for making such packages, and methods of making the packages and substrates.
CROSS-REFERENCE TO RELATED APPLICATION
This application is related to an application entitled “Methods of Making Integrated Circuit Device Packages and Substrates For Making the Packages” (application Ser. No. 09/434,546) (attorney docket number M-7814-1D US), which was filed with the U.S. Patent and Trademark Office on the same day as the present application and is incorporated by reference herein.
BACKGROUND OF THE INVENTION
U.S. Pat. No. 5,859,475 to Freyman et al. describes several ball grid array style packages for an integrated circuit device. The packages include a thin planar polyimide sheet. In one embodiment, a die pad and metal traces are formed on the upper surface of the polyimide sheet. An integrated circuit device is mounted on the die pad and is connected by bond wires to the metal traces. Metallized vias extend through the polyimide sheet and connect the metal traces on the upper surface of the sheet to metal traces on the opposite lower surface of the sheet. Solder balls are connected to the metal traces on the lower surface of the polyimide sheet. In another embodiment, a die pad and metal traces are formed on the upper surface of the polyimide sheet. The metal traces terminate in a metal land. Solder balls are directly attached to the backside of the metal land through apertures in the polyimide sheet. In both of these embodiments, bond wires, solder balls, metal traces, and metal-filled vias are used. Each of these features contribute to the cost of a package, and thus elimination of any of them will reduce costs. In addition, the packages do not include a means for enhanced thermal performance.
SUMMARY OF THE INVENTION
The present invention improves on the prior art by providing integrated circuit device packages that are thinner than conventional packages and have improved thermal performance. The packages and the substrates and methods of making them also are reliable, and cost effective in that the substrates and packages are assembled using conventional materials and equipment.
One embodiment of a substrate within the present invention includes a planar nonconductive sheet having a first surface, an opposite second surface, and first apertures between the first surface and second surface. The nonconductive sheet may be polyimide, plastic, or an epoxy laminate. The substrate also includes a planar metal die pad and planar metal leads. The die pad and leads each have a first surface and an opposite second surface. The first surfaces of the die pad and leads are attached to the nonconductive sheet. Each first aperture in the nonconductive sheet is juxtaposed with the first surface of a lead.
Packages made using the inventive substrates also are within the present invention. One embodiment of a package within the present invention includes an integrated circuit device that is mounted above the first surface of the die pad. Bond wires are conductively connected between the integrated circuit device and the first surface of the leads through the first apertures in the nonconductive sheet. An encapsulating material on the first surface of the nonconductive sheet covers the integrated circuit device, the bond wires, and the first apertures. The second surfaces of the die pad, leads, and nonconductive sheet are exposed at a lower exterior surface of the package.
These and other embodiments of the invention are described in greater detail below.
REFERENCES:
patent: 4417266 (1983-11-01), Grabbe
patent: 4640047 (1987-02-01), Simonin et al.
patent: 4907067 (1990-03-01), Derryberry
patent: 5087961 (1992-02-01), Long et al.
patent: 5096852 (1992-03-01), Hobson
patent: 5581122 (1996-12-01), Chao et al.
patent: 5592025 (1997-01-01), Clark et al.
patent: 5625222 (1997-04-01), Yoneda et al.
patent: 5673479 (1997-10-01), Hawthorne
patent: 5723899 (1998-03-01), Shin
patent: 5745984 (1998-05-01), Cole, Jr. et al.
patent: 5859471 (1999-01-01), Kuraishi et al.
patent: 5859475 (1999-01-01), Freyman et al.
patent: 5874784 (1999-02-01), Aoki et al.
patent: 5900676 (1999-05-01), Kweon et al.
patent: 5942794 (1999-08-01), Okumura et al.
patent: 5951305 (1999-09-01), Haba
patent: 5959356 (1999-09-01), Oh
patent: 6218731 (2001-04-01), Huang et al.
patent: 6229200 (2001-05-01), McIellan et al.
patent: 6242281 (2001-06-01), McIellan et al.
patent: 6294100 (2001-09-01), Fan et al.
patent: 63-249345 (1988-10-01), None
patent: 5-283460 (1993-10-01), None
patent: WO 97/40532 (1997-10-01), None
Darveaux Robert F.
Fusaro James M.
Rodriguez Pablo
Amkor Technology Inc.
Graybill David E.
Stetina Brunda Garred & Brucker
LandOfFree
Integrated circuit device packages and substrates for making... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit device packages and substrates for making..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit device packages and substrates for making... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3142075