Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2006-05-25
2009-02-03
Chaudhari, Chandra (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S459000, C257SE21122
Reexamination Certificate
active
07485511
ABSTRACT:
An object of the present invention is to provide a structure of a thin film circuit portion and a method for manufacturing a thin film circuit portion by which an electrode for connecting to an external portion can be easily formed under a thin film circuit. A stacked body including a first insulating film, a thin film circuit formed over one surface of the first insulating film, a second insulating film formed over the thin film circuit, an electrode formed over the second insulating film, and a resin film formed over the electrode, is formed. A conductive film is formed adjacent to the other surface of the first insulating film of the stacked body to be overlapped with the electrode. The conductive film is irradiated with a laser.
REFERENCES:
patent: 5166556 (1992-11-01), Hsu et al.
patent: 5581385 (1996-12-01), Spitzer et al.
patent: 5757456 (1998-05-01), Yamazaki et al.
patent: 5821597 (1998-10-01), Nakajima et al.
patent: 6022792 (2000-02-01), Ishii et al.
patent: 6118502 (2000-09-01), Yamazaki et al.
patent: 6682963 (2004-01-01), Ishikawa
patent: 6713323 (2004-03-01), Yamazaki et al.
patent: 6720576 (2004-04-01), Nakajima et al.
patent: 2001/0015256 (2001-08-01), Yamazaki et al.
patent: 2001/0053559 (2001-12-01), Nagao et al.
patent: 2002/0030189 (2002-03-01), Ishikawa
patent: 2003/0022403 (2003-01-01), Shimoda et al.
patent: 2003/0071953 (2003-04-01), Yamazaki et al.
patent: 2004/0256622 (2004-12-01), Kimura et al.
patent: 2005/0023525 (2005-02-01), Ishikawa
patent: 2005/0070038 (2005-03-01), Yamazaki et al.
patent: 2005/0148121 (2005-07-01), Yamazaki et al.
patent: 2006/0068536 (2006-03-01), Yamazaki
patent: 1 193 759 (2002-04-01), None
patent: 08-254686 (1996-10-01), None
patent: 2001-272923 (2001-10-01), None
patent: 2003-203898 (2003-07-01), None
patent: WO 2005/057658 (2005-06-01), None
Dozen Yoshitaka
Sugiyama Eiji
Takahashi Hidekazu
Yamada Daiki
Chaudhari Chandra
Robinson Eric J.
Robinson Intellectual Property Law Office P.C.
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Integrated circuit device and method for manufacturing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit device and method for manufacturing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit device and method for manufacturing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4129868