Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-12-26
2006-12-26
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C257S023000, C257S153000
Reexamination Certificate
active
07155684
ABSTRACT:
In an integrated circuit device, element power supply lines connected to a circuit containing a plurality of cells, element ground lines connected thereto, a trunk power supply line connected to each of the element power supply lines, and a trunk ground line connected to each of the element ground lines are provided in a first wiring layer. A branch power supply line connected to the trunk power supply line and a branch ground line connected to the trunk ground line are provided in an upper wiring layer located above the first wiring layer. A wiring structure is determined based on a wiring structure equation expressing the relations among a voltage drop in the lines, the area occupied thereby, and a current consumed thereby and on a circuit characteristic equation expressing, when the circuit is subdivided while the ratio between the area of the circuit and a current consumed thereby is held constant, the relation between an area occupied by a circuit resulting from subdivision and a current consumed thereby.
REFERENCES:
patent: 5119169 (1992-06-01), Kozono et al.
patent: 5514895 (1996-05-01), Kikushima et al.
patent: 5663677 (1997-09-01), Freyman et al.
patent: 5723908 (1998-03-01), Fuchida et al.
patent: 5789807 (1998-08-01), Correale
patent: 5909377 (1999-06-01), Lin et al.
patent: 5969420 (1999-10-01), Kuge et al.
patent: 6097043 (2000-08-01), Igarashi et al.
patent: 6208567 (2001-03-01), Yamauchi et al.
patent: 6305000 (2001-10-01), Phan et al.
patent: 6306745 (2001-10-01), Chen
patent: 6308307 (2001-10-01), Cano et al.
patent: 6489689 (2002-12-01), Nojiri
patent: 6560762 (2003-05-01), Kuwabara
patent: 6581201 (2003-06-01), Cano et al.
patent: 6635515 (2003-10-01), Okuaki
patent: 6657307 (2003-12-01), Iwamoto
patent: 2001/0013790 (2001-08-01), Kusumoto
patent: 2002/0149116 (2002-10-01), Kusumoto
patent: 8-321551 (1996-12-01), None
Matsushita Electric - Industrial Co., Ltd.
Whitmore Stacy A
LandOfFree
Integrated circuit device and method for forming the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit device and method for forming the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit device and method for forming the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3653550