Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
1998-07-28
2002-07-16
Baderman, S (Department: 2184)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C710S059000, C710S060000, C717S128000
Reexamination Certificate
active
06421795
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an integrated circuit device having at least a central processing unit and a trace buffer and to its operation control method.
2. Description of the Related Art
Conventionally, an integrated circuit device has been used in various types of data processing. This type of integrated circuit has a central processing unit, such as a Central Processing Unit (CPU) core, which reads a program for execution of data processing.
When this type of integrated circuit is in the process of development, it is necessary to test the internal operation. one of the methods for testing the internal operation is tracing the behavior of the central processing unit. When performing the trace, an external memory containing a user program is connected to the external bus of the integrated circuit device with a debug device, such as an In-Circuit Emulator (ICE) system, connected to the debug interface (I/F) of the integrated circuit.
To do the test, the user program is read into the central processing unit for execution of data processing, and trace data generated by the central processing unit during execution of data processing is collected by the debug device. Checking the collected trace data, which is the execution history data on the central processing unit, shows how the central processing unit performed data processing during execution of the user program.
Because trace data need not be output to an external device when the integrated circuit device described above is used in a production run, the trace data is output via the debug interface provided for debugging purposes only. In addition, this debug interface is structured most simply because it is not used during a production run. That is, the debug interface is usually structured as a single serial port through which trace data is output serially.
As described above, connecting the debug device to the conventional integrated circuit device allows trace data to be collected from the central processing unit which executes data processing requested by the user program. Collected trace data is then used in checking the behavior of the central processing unit.
However, since trace data is output serially from one serial port of the integrated circuit device, some trace data collected by the debug device may be lost if trace data is generated faster than it is sent serially to the debug device. This happens more frequently when the speed at which central processing unit outputs trace data is not constant. In this case, the speed at which trace data is output by the central processing unit tends to instantaneously exceed the maximum speed at which trace data is sent from the serial port to the debug device.
SUMMARY OF THE INVENTION
In view of the foregoing, it is an object of the present invention to provide an integrated circuit device sending trace data generated by a central processing unit to a debug device without loss and a method of controlling the operation of the integrated circuit device.
According to one aspect of the present invention, there is provided an integrated circuit device comprising a central processing unit executing data processing in response to an interrupt signal and outputting trace data during execution; a trace buffer temporarily storing the trace data; a serial port used to output the trace data to an external unit; and a buffer monitoring circuit causing to suspend the data processing according to the usage amount of the trace buffer, wherein the trace buffer comprises means for detecting the amount of trace data that is input in parallel; means for converting the trace data from parallel to serial; and a plurality of shift registers sequentially storing the trace data that has been converted to serial; and wherein the buffer monitoring circuit comprises means for calculating, based on the detected amount of trace data, the number of shift registers to be used; means for outputting an interrupt signal to the processor according to the calculated number of shift registers; means for outputting rotate instruction data according to the calculated number of shift registers; and means for generating a shift/load signal for the plurality of shift registers according to the calculated number of shift registers.
With this invention, the central processing unit outputs trace data serially to the serial port during data processing. Therefore, connecting a debug device to the serial port allows a user to collect trace data. In this case, because the trace data is temporarily stored in the trace buffer, it is output to the serial port at a constant speed even when the central processing unit outputs the trace data at a speed that is not constant. When the amount of temporarily-stored trace data exceeds a maximum allowable amount that is predetermined, the central processing unit suspends data processing, thus making it possible to collect all trace data output by the central processing unit. In addition, this simply-structure device is capable of calculating the approximate usage amount of the trace buffer without having to monitor the trace buffer usage. And, this integrated circuit device converts from parallel to serial the trace data entered into the trace buffer and then sequentially stores the converted data into the plurality of shift registers, allowing the trace data from the central processing unit to be stored in the trace buffer efficiently.
According to another aspect of the present invention, there is provided a method of controlling an integrated circuit device comprising a central processing unit for outputting trace data, a trace buffer for temporarily storing the trace data, and a serial port for outputting the trace data to an external unit, the method comprising the steps of executing data processing in accordance with a program and outputting the trace data indicating an execution history; temporarily storing the trace data according to a usage amount of the trace buffer; and outputting the trace data temporarily stored in the trace buffer to the external unit via the serial port.
With this invention, the central processing unit outputs trace data serially to the serial port during data processing. Therefore, connecting a debug device to the serial port allows a user to collect trace data. In this case, because the trace data is temporarily stored in the trace buffer, it is output to the serial port at a constant speed even when the central processing unit outputs the trace data at a speed that is not constant. When the amount of temporarily-stored trace data exceeds a maximum allowable amount that is predetermined, the central processing unit suspends data processing, thus making it possible to collect all trace data output by the central processing unit.
REFERENCES:
patent: 4238834 (1980-12-01), Yates
patent: 4833655 (1989-05-01), Wolf et al.
patent: 5274811 (1993-12-01), Borg et al.
patent: 5475831 (1995-12-01), Yoshida et al.
patent: 5619681 (1997-04-01), Benhamida et al.
patent: 5944841 (1999-08-01), Christie
patent: 5978937 (1999-11-01), Miyamori et al.
patent: 5991899 (1999-11-01), Deacon
patent: 6018809 (2000-01-01), Garrett
patent: 6055651 (2000-04-01), Sasaki et al.
patent: 6094729 (2000-07-01), Mann
patent: 6115760 (2000-09-01), Lo et al.
patent: 6148381 (2000-11-01), Jotwani
patent: 6154857 (2000-11-01), Mann
patent: 35 13 834 (1985-11-01), None
patent: 195 44 723 (1997-06-01), None
patent: 9-45346 (1928-09-01), None
patent: 47-15050 (1972-08-01), None
patent: 53-26547 (1978-03-01), None
patent: 63-103103 (1988-07-01), None
patent: 64-29946 (1989-01-01), None
patent: 01-54547 (1989-03-01), None
patent: 64-54547 (1989-03-01), None
patent: 03-175541 (1991-07-01), None
patent: 4-294430 (1992-10-01), None
patent: 4-350737 (1992-12-01), None
IBM Tech. Disc. Bull., “Warning of Trace Data Lost”, vol. 28, iss. 10, p. 4436, Mar. 1986.*
Japanese Office Action dated Feb. 15, 2000 with partial translation.
Japanese Office Action, dated Jul. 11, 2000, with partial English translation.
English translation of a German Off
Baderman S
McGinn & Gibb PLLC
NEC Corporation
LandOfFree
Integrated circuit device and its control method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit device and its control method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit device and its control method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2880901