Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1993-08-30
1995-06-27
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Bad bit
36523001, 36523006, 3652385, 371 103, G11C 700
Patent
active
054285739
ABSTRACT:
An integrated circuit device comprises a memory cell array, a core section, a decoder section, and an input and output section. The memory cell array is composed of a plurality of memory cells and data are transmitted and received between the memory cells and corresponding column lines. The core section has a plurality of data lines. Data is transmitted and received between the data lines and the column lines. Any given number of the column select lines are activated simultaneously for conduction between the column line and the data line. The decoder section includes a plurality of column decoders for activating any given number of the column select lines simultaneously. The input and output section transmits and receives data between the data lines and the outside. The basic operations of a SDRAM (synchronous DRAM) such as serial access and wrap access can be realized simply.
REFERENCES:
patent: 5134583 (1992-07-01), Matsuo et al.
patent: 5255228 (1993-10-01), Hatta et al.
Hoang Huan
Kabushiki Kaisha Toshiba
Popek Joseph A.
LandOfFree
Integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-292223