Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-02-23
2008-05-06
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07370293
ABSTRACT:
An integrated circuit design system able to generate circuit data enabling a clear grasp of power switch cells and circuit cells whose power is cut off without obstructing the efficiency of the design, a method of same, and a program of same, wherein in the description of RTL data generated at an RTL data generation unit, a hierarchical block of an upper level with a lower level comprised of a hierarchical block corresponding to a circuit whose power should be cut off in response to a control signal and a predetermined virtual power switch cell to which this control signal is input is prepared. By obtaining a grasp of the relationship between the virtual power switch cells in the description of the RTL data and the hierarchical blocks of the same level as the virtual power switch cells, the relationship between the power switch cells and the circuits whose power should be cut off in a real circuit can be clearly grasped.
REFERENCES:
patent: 6370677 (2002-04-01), Carruthers et al.
patent: 7138825 (2006-11-01), Kim et al.
patent: 2006/0114025 (2006-06-01), Frenkil et al.
patent: 2002-259487 (2002-09-01), None
patent: 2003-233635 (2003-08-01), None
patent: 2005-018187 (2005-01-01), None
Sundararajan et al., “Low Power Synthesis of Dual Threshold Volatage CMOS VLSI Circuits,” IEEE, p. 1999, pp. 139-144.
Won et al., “An MTCMOS Design Methodology and Its Application to Mobile Computing,” ACM, Aug. 25-27, 2003, pp. 110-115.
EPO Search Report dated Aug. 1, 2005.
S.I. Mutoh, et al., “A 1-V Multithreshold-Voltage CMOS Digital Signal Processor for Mobile Phone Application”, IEEE Journal of Solid-State Circuits, IEEE Inc., NY, NY, vol. 31, No. 11, Nov. 1996, pp. 1795-1802.
S. Mutoh, et al., “I-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS”, IEEE Journal of Solid-State-Circuits, IEEE Inc., NY, NY, vol. 30, No. 8, Aug. 1, 1995, pp. 847-853.
J.T. Kai, et al., “Dual Threshold Voltage Techniques for Low-Power Digital Circuits”, IEEE Journal of Solid-State Circuits, IEEE Inc., NY, NY, vol. 35, No. 7, Jul. 2000, pp. 1009-1018.
K.S. Khouri, et al., “Leakage Power Analysis and Reduction During Behavioral Synthesis”, Computer Design, 2000, Proceedings, 2000 International Conference on Austin, TX, USA, Sep. 17-20, 2000, pp. 561-564.
Hyo-Sig Won, et al., “An MTCMOS Design methodology and Its Application to Mobile Computer”, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, Aug. 2003, International Symposium on Low Power Electronics and Design, NY, NY pp. 110-115.
J. Kato, et al., “MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns”, Design Automation Conference, 1998, Jun. 1998, pp. 495-500.
Kananen Ronald P.
Rader & Fishman & Grauer, PLLC
Siek Vuthe
Sony Corporation
LandOfFree
Integrated circuit design system, integrated circuit design... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit design system, integrated circuit design..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit design system, integrated circuit design... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3981922