Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-10-02
2003-02-25
Elms, Richard (Department: 2824)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S306000, C257S308000, C438S255000, C438S398000
Reexamination Certificate
active
06525363
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The invention relates to an integrated circuit arrangement, that is to say a circuit arrangement which is arranged in a substrate, having at least one capacitor.
Such an integrated circuit arrangement is described in GB 2 294 591 A, for example. In order to produce the capacitor, first of all a layer made of amorphous silicon is deposited. A mask is produced above the latter, which mask comprises islands which are distributed on the layer made of amorphous silicon. The silicon is etched with the aid of the mask, so that the layer made of amorphous silicon obtains a roughened surface. The layer made of amorphous silicon is converted into a layer made of polysilicon by being heated, and serves as a first capacitor electrode of the capacitor. A capacitor dielectric is applied to the first capacitor electrode and a second capacitor electrode is applied to said dielectric.
SUMMARY OF THE INVENTION
The invention is based on the problem of specifying an integrated circuit arrangement having at least one capacitor which, in conjunction with a small space requirement and in comparison with the prior art, at the same time has a high capacitance. Furthermore, the intention is to specify a method for fabricating such an integrated circuit arrangement.
The problem is solved by means of an integrated circuit arrangement having at least one capacitor, in which the capacitor is arranged on a surface of a substrate. A first capacitor electrode of the capacitor has a lower part and a lateral part arranged on the lower part. The lateral part has a first lateral area and a second lateral area, which are opposite one another and whose distance from one another is smaller than a height of the lateral part. At least the first lateral area of the lateral part is undulatory, so that it has bulges and indentations alternately which are formed along lines each running in a plane parallel to the surface of the substrate. The lateral part and also at least an upper area of the lower part which is remote from the surface of the substrate are provided with a capacitor dielectric. A second capacitor electrode adjoins the capacitor dielectric.
On account of the first lateral area of the first capacitor electrode, in comparison with a capacitor whose first capacitor electrode essentially has only horizontal areas, the capacitor has a higher capacitance with the same space requirement.
The bulges and the indentations enlarge the first lateral area comparison with a planar lateral area, so that the pacitance of the capacitor is increased without enlarging e space required by the capacitor.
The bulges and indentations are preferably undulatory, so that he first lateral area has no edges at which local electric field increases can form, and, consequently, the capacitor has particularly low leakage currents.
A method for fabricating such an integrated circuit arrangement is specified below, which method likewise solves the problem.
A layer sequence whose layers are composed alternately of a first material and a second material is produced on a surface of a substrate. A depression is produced which cuts through the layer sequence. The first material is subsequently subjected to wet etching selectively with respect to the second material down to a first depth. Conductive material is deposited, so that a lateral part of a first capacitor electrode of the capacitor is produced on a side wall of the depression, which lateral part has at least one undulatory lateral area which faces the depression and has bulges and indentations alternately. Parts of the conductive material which are arranged outside the depression are removed. The layer sequence is subsequently removed. The lateral part and a lower part of the first capacitor electrode are produced in such a way that the lateral part is arranged on the lower part. The lateral and at least an upper area of the lower part which is remote from the surface of the substrate are provided with a capacitor dielectric. A second capacitor electrode is produced in a manner adjoining the capacitor dielectric.
Through the wet etching of the first material selectively with respect to the second material, the side wall of the depression is altered in such a way that it is undulatory and has bulges and indentations alternately. This form is transferred to the lateral part of the first capacitor electrode by depositing the conductive material on the side wall of the depression.
The bulges and indentations run along lines each running in a plane parallel to the surface of the substrate since the layers likewise run parallel to the surface of the substrate. Each of the layers defines an indentation or a bulge, respectively.
The deeper the first material is etched by wet etching, the more pronounced are the bulges and the indentations.
By way of example, n-doped polysilicon is suitable as the first material, and undoped polysilicon is suitable as the second material. In this case, HNO
3
+HF, for example, is suitable as an etchant.
As an alternative, the first material may be composed of undoped polysilicon, while the second material is composed of p-doped polysilicon. In this case, choline, for example, is suitable as an etchant.
All materials which can be etched selectively with respect to one another are suitable as the first material and as the second material.
The use of polysilicon is particularly advantageous if the dopant concentration within the layers is varied gradually in the vertical direction. The consequence is that the same layer can be etched to different degrees. If the dopant concentration is set in such a way that the layers made of the first material can be etched less well in edge regions, that is to say in an upper and a lower region, then the indentations have a particularly soft profile in contrast to an edged profile.
A particularly high capacitance of the capacitor can be attained if the first capacitor electrode and/or the second capacitor electrode are composed of metal.
By way of example, the first capacitor electrode is composed of WN, platinum or ruthenium oxide. The second capacitor electrode is composed for example of TiN, tungsten or platinum.
A particularly high capacitance can be attained if the capacitor dielectric has a particularly high dielectric constant. Examples of suitable materials for the capacitor dielectric are Ta
2
O
5
, barium strontium titanate or aluminum oxide.
In order to simplify the process, it is advantageous if the lower part is produced at the same time as the lateral part. By way of example, the lower part is produced by depositing the conductive material during the production of the lateral part on the bottom of the depression. In this case, the first capacitor electrode comprises a single layer. A thickness of the lower part which is measured perpendicularly to the surface of the substrate essentially corresponds to a thickness of the lateral part which is equal to the distance between the two lateral areas. The lower part is disk-shaped. The lateral part is arranged along an edge of the lower part. Since the first lateral area faces the depression, the first lateral area points outward. The first capacitor electrode has the form of a cylinder open at the top. The first capacitor electrode is produced in the depression. In order to remove the parts of the conductive material which are arranged outside the depression, the depression may be filled with an auxiliary material. The auxiliary material serves as a mask during the etching of the conductive material, so that the conductive material is preserved in the depression.
As an alternative, the depression is produced around the first capacitor electrode to be produced. In this case, the lower part of the first capacitor electrode is produced under the layer sequence which is patterned by the depression. This can be done before the production or after the removal of the layer sequence. In this case, the first lateral area of the lateral part points inward.
By way of example, the layer sequence is produced on a conductive lay
Schumann Dirk
Sell Bernhard
Willer Josef
Elms Richard
Greenberg Laurence A.
Infineon - Technologies AG
Mayback Gregory L.
Stemer Werner H.
LandOfFree
Integrated circuit configuration with at least one capacitor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit configuration with at least one capacitor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit configuration with at least one capacitor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3149346