Integrated circuit comprising an amorphous region and method...

Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Amorphous semiconductor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S052000, C257S061000

Reexamination Certificate

active

07825013

ABSTRACT:
An integrated circuit comprises a doped semiconductor portion including an amorphous portion and a contact structure comprising a conductive material. The contact structure is in contact with the amorphous portion. According to another embodiment, an integrated circuit comprises a doped semiconductor portion including a region having a non-stoichiometric composition and a contact structure comprising a conductive material. The contact structure is in contact with the region having a non-stoichiometric composition.

REFERENCES:
patent: 6900854 (2005-05-01), Kim et al.
patent: 7083900 (2006-08-01), Bae
patent: 7433009 (2008-10-01), Kuo
patent: 7491971 (2009-02-01), Nakamura

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated circuit comprising an amorphous region and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit comprising an amorphous region and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit comprising an amorphous region and method... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4231364

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.