Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2007-03-06
2007-03-06
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S201000, C365S149000, C327S153000, C327S182000
Reexamination Certificate
active
11137736
ABSTRACT:
An integrated circuit chip including a first delay circuit and a second delay circuit. The first delay circuit has a first delay circuit topology configured to delay a signal a first delay. The second delay circuit has a second delay circuit topology configured to provide a second delay in a circuit loop that is configured to be monitored and provide an oscillating signal. The second delay circuit topology is substantially the same as the first delay circuit topology and the first delay circuit is configured to be trimmed to adjust the first delay based on the second delay and the oscillating signal.
REFERENCES:
patent: 4697140 (1987-09-01), Saito et al.
patent: 5202626 (1993-04-01), Pham et al.
patent: 5457400 (1995-10-01), Ahmad et al.
patent: 5483175 (1996-01-01), Ahmad et al.
patent: 6075418 (2000-06-01), Kingsley et al.
patent: 6424593 (2002-07-01), Kuge et al.
patent: 6538936 (2003-03-01), Tanaka et al.
patent: 6556021 (2003-04-01), Nguyen et al.
patent: 6781893 (2004-08-01), Hiraki et al.
patent: 6992942 (2006-01-01), Ito
patent: 2002/0080667 (2002-06-01), Tanaka et al.
Schnell Josef
Stahl Ernst
Dicke Billig & Czaja, PLLC
Hoang Huan
Infineon Technologies North America Corp.
LandOfFree
Integrated circuit chip having a first delay circuit trimmed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit chip having a first delay circuit trimmed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit chip having a first delay circuit trimmed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3804047