Integrated circuit capable of persistent reservations

Details Integrated circuit capable of persistent reservations Integrated circuit capable of persistent reservations

2004-10-28

2008-08-26

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C710S005000, C710S033000

Reexamination Certificate

active

07418545

ABSTRACT:
A method according to one embodiment may include communicating, by an integrated circuit, with at least one target ATA/ATAPI storage device. The method of this embodiment may also include creating, by the integrated circuit, a persistent reservation between at least one target ATA/ATAPI storage device and the integrated circuit. Of course, many alternatives, variations, and modifications are possible without departing from this embodiment.

REFERENCES:
patent: 5499378 (1996-03-01), McNeill et al.
patent: 5748924 (1998-05-01), Llorens et al.
patent: 5802327 (1998-09-01), Hawley et al.
patent: 5892964 (1999-04-01), Horan et al.
patent: 6286056 (2001-09-01), Edgar et al.
patent: 6480925 (2002-11-01), Bodo
patent: 6601119 (2003-07-01), Slutz et al.
patent: 6654902 (2003-11-01), Brunelle et al.
patent: 6804703 (2004-10-01), Allen et al.
patent: 6965956 (2005-11-01), Herz et al.
patent: 6996642 (2006-02-01), Apperley et al.
patent: 7058749 (2006-06-01), Loffink
patent: 7181562 (2007-02-01), Stenfort et al.
patent: 7206875 (2007-04-01), Marushak et al.
patent: 7313636 (2007-12-01), Qi
patent: 2002/0081873 (2002-06-01), Harris et al.
patent: 2002/0133714 (2002-09-01), Sales et al.
patent: 2003/0065782 (2003-04-01), Nishanov et al.
patent: 2003/0163628 (2003-08-01), Lin
patent: 2003/0188233 (2003-10-01), Lubbers et al.
patent: 2004/0044800 (2004-03-01), Krehbiel et al.
patent: 2004/0117522 (2004-06-01), Loffink et al.
patent: 2004/0117678 (2004-06-01), Soltis et al.
patent: 2004/0148460 (2004-07-01), Steinmetz et al.
patent: 2004/0148461 (2004-07-01), Steinmetz et al.
patent: 2004/0205288 (2004-10-01), Ghaffari et al.
patent: 2004/0236908 (2004-11-01), Suzuki et al.
patent: 2004/0267516 (2004-12-01), Jibbe et al.
patent: 2005/0108452 (2005-05-01), Loffink
patent: 2005/0193159 (2005-09-01), Ng et al.
patent: 2005/0193235 (2005-09-01), Sandorfi et al.
patent: 2005/0216604 (2005-09-01), Loffink et al.
patent: 2005/0278465 (2005-12-01), Qi
patent: 2006/0025018 (2006-02-01), Dube et al.
patent: 2006/0031612 (2006-02-01), Bashford et al.
patent: 2006/0041691 (2006-02-01), Bashford et al.
patent: 2006/0095599 (2006-05-01), Douglas et al.
patent: 2006/0095625 (2006-05-01), Wootten et al.
patent: 1246060 (2002-10-01), None
patent: 1321848 (2005-03-01), None
patent: 1246060 (2005-12-01), None
Universal Serial Bus Specification, Revision 2.0, pp. 1-38, Apr. 27, 2000.
“PCI Express Based Specification Revision 1.0”, PCI Express, Table of Contents, (Jul. 22, 2002), 15 pgs.
“Serial ATA: High Speed Serialized AT Attachment, Serial ATA Workgroup”, Revision 1.0a, Table of Contents, APT Technologies, Inc., (Jan. 7, 2003), 10 pgs.
“PCI Express Base Specification Revision 1.0”, PCI Express, Table of Contents, GTPP Standard # 1,(Jul. 22, 2002),15 pgs.
“PCI-X Addendum to the PCI Local Bus Specification”, PCI Special Interest Group: Revision 1.0a, Table of Contents, GTPP Standard # 2,(Jul. 24, 2000),9 pgs.
“American National Standards for Information Technology”, Working Draft T10/1675-D MMC-5 Revision 1, GTPP Standard # 27,(Oct. 31, 2004),627 pgs.
“American National Standard for Information Technology”, Working Draft SCSI Block Commands—2 (SBC-2), T10/1417-D Revision 14, GTPP Standard # 28,(May 11, 2004),142 pgs.
“American National Standard”, Working Draft T13/1532D, vol. 1, Revision 4b, GTPP Standard # 29,(Apr. 21, 2004),390 pgs.
“American National Standard”, Working Draft T10/1711-D, Revision 0.1, GTPP Standard # 30,(Aug. 26, 2004),79 pgs.
“American National Standard”, Working Draft, Project 1532D vol. 2, Revision 4b, GTPP Standard # 31,(Apr. 21, 2004),247 pgs.
Office Action Dated Feb. 15, 2006 for U.S. Appl. No. 10/815,270.
Final Office action dated Jul. 18, 2006 for U.S. Appl. No. 10/815,270.
Notice of Allowance dated Dec. 8, 2006 for U.S. Appl. No. 10/815,270.
“Serial ATA II: Extensions to Serial ATA 1.0a”, Revision 1.2, Table of Contents GTPP Standard # 22,(Aug. 27, 2004),4 pgs.
Weber, R. O., “Information Technology-SCSI Primary Commands-3(SPC-3)”, Project T/10/1416-D, Revision 23, (May 4, 2005),62 pgs.
Office Action dated May 3, 2007 for U.S. Appl. No. 10/976,536.
“American National Standard for Information Technology-Fibre Channel- Physical and Signalling Interface-3 (FC-PH-3)”, Developed by incits, Where IT all Begins, Table of Contents, GTPP Standard # 3,(1998),6 pgs.
“Working Draft American National Standard, Project T10/1601-D”, Information Technology-Serial Attached SCSI- 1.1 (SAS-1.1): Revision 1, Table of Contents, GTPP Standard # 5,(Sep. 18, 2003),24 pgs.
“Serial ATA: High Speed Serialized AT Attachment, Serial ATA Workgroup”, APT Technologies, Inc.: Revision 1.0a, Table of Contents, GTPP Standard # 4b,(Jan. 7, 2003),10 pgs.
“Working Draft, Project T10/1416-D”, Revision 13: Information Technology-SCSI Primary Commands-3 (SPC-3), GTPP Standard # 10,(May 16, 2003),19 pgs.

Affiliated with

Also associated with

Rating

Integrated circuit capable of persistent reservations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit capable of persistent reservations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit capable of persistent reservations will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4010293