Integrated circuit capable of error management

Details Integrated circuit capable of error management Integrated circuit capable of error management

2005-03-21

2008-08-12

Bonzo, Bryce P (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S006130, C714S006130, C714S710000, C714S720000

Reexamination Certificate

active

07412619

ABSTRACT:
A method according to one embodiment may include receiving a write request to write data in a local storage device. The method of this embodiment may also include detecting a write error in the local storage device. The method of this embodiment may also include reserving a reserved area in the local storage device and remapping the data corresponding to the write error to the reserved area of the local storage device. Of course, many alternatives, variations, and modifications are possible without departing from this embodiment.

REFERENCES:
patent: 4471427 (1984-09-01), Harris
patent: 5524212 (1996-06-01), Somani et al.
patent: 5701516 (1997-12-01), Cheng et al.
patent: 5860083 (1999-01-01), Sukegawa
patent: 5933852 (1999-08-01), Jeddeloh
patent: 6016530 (2000-01-01), Auclair et al.
patent: 6052798 (2000-04-01), Jeddeloh
patent: 6345368 (2002-02-01), Bergsten
patent: 6360306 (2002-03-01), Bergsten
patent: 6446175 (2002-09-01), West et al.
patent: 6629192 (2003-09-01), Schaefer et al.
patent: 6782453 (2004-08-01), Keltcher et al.
patent: 6907505 (2005-06-01), Cochran et al.
patent: 6925533 (2005-08-01), Lewis
patent: 6973517 (2005-12-01), Golden et al.
patent: 7020034 (2006-03-01), Chen
patent: 7055055 (2006-05-01), Schneider et al.
patent: 7275179 (2007-09-01), Coatney
patent: 2002/0083264 (2002-06-01), Coulson
patent: 2003/0177322 (2003-09-01), Crockett et al.
patent: 2005/0033908 (2005-02-01), Chong et al.
patent: 2005/0134250 (2005-06-01), Kim et al.
patent: 2006/0010227 (2006-01-01), Atluri
patent: 2006/0026338 (2006-02-01), Ebara et al.
patent: 2006/0184717 (2006-08-01), Rothman et al.
patent: 2006/0195667 (2006-08-01), Nakano et al.
patent: 2006/0212762 (2006-09-01), Zimmer et al.
patent: WO-9750035 (1997-12-01), None
patent: 088636 (2006-08-01), None
patent: 2007109476 (2007-09-01), None
PCI Express Base Specification Revision 1.0, Jul. 22, 2002, 15 pgs.
IEEE Std 802.3, Mar. 8, 2002, Revision of IEEE, STD 802.3, 2000 Edition, 802.3, IEEE Standard for Information Technology- Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements, Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/DC) Access Method and Physical Layer Specifications, 11 pgs.
The ATM Forum Technical Committee, ATM-MPLS Network Interworking, Version 1.0, 23 pgs. Aug. 2001.
Intel XScale Core, Developer's Manual, 220 pgs., Dec. 2000.
“International Search Report and Written Opinion of the International Searching Authority; Dated Jul. 24, 2006; PCT/US2006/003319”, 11 pgs.
International Search Report and Written Opinion for application No. PCT/US2007/063980, mailed Aug. 28, 2007, 10 pgs.
Office Action received for U.S. Appl. No. 11/059,768 mailed Feb. 19, 2008, 8 pages.
Office Action received for U.S. Appl. No. 11/059,768 mailed Apr. 11, 2007; 6 pages.
Office Action received for U.S. Appl. No. 11/059,768 mailed Nov. 28, 2007; 6 pages.

Affiliated with

Also associated with

Rating

Integrated circuit capable of error management does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit capable of error management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit capable of error management will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4003674