Electrical computers and digital processing systems: support – Data processing protection using cryptography – By stored data protection
Reexamination Certificate
1999-01-04
2003-11-18
Barron, Gilberto (Department: 2132)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
By stored data protection
C380S044000, C380S286000
Reexamination Certificate
active
06651170
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to an integrated circuit comprising a first processing unit and a non-volatile memory for storing a key, said first processing unit being arranged to carry out a cryptographic algorithm using said stored key, and to a smart card comprising such a circuit.
Such integrated circuits are used in various systems secured against penetration/use by unauthorized persons. The stored key is used to obtain the clear text of encrypted messages using the cryptographic algorithm. As an example of a system in which such an integrated circuit could be used a pay-TV system can be mentioned.
In view of the availability of more and more improved technical equipment to examine integrated circuits and their operation, unauthorized persons have the possibility to read a stored key from an integrated circuit of this type, whereby security of the system is broken.
The invention aims to provide an integrated circuit of the above-mentioned type with improved security.
SUMMARY OF THE INVENTION
According to the invention an integrated circuit is provided, the integrated circuit comprising a first processing unit and a non-volatile memory for storing a key, said first processing unit being arranged to carry out a cryptographic algorithm using said stored key, wherein the non-volatile memory comprises at least two non-volatile memory elements, each memory element storing a share of a key used in the cryptographic algorithm, wherein each memory element is connected to the first processing unit by an independent bus.
In this manner an integrated circuit with increased complexity is obtained, wherein both busses and/or logic circuits-within the processing unit have to be probed in order to recover the complete key.
According to the invention complexity can be further increased in a circuit, wherein second and third processing units are provided, the second processing unit being connected to each memory element by the corresponding independent bus, wherein each memory element stores a key share for the first and second processing units, said first and second processing units using each said key shares to determine an output key share, wherein the outputs of the first and second processing units are connected to the third processing unit to provide said output key shares to the third processing unit which is arranged to carry out the cryptographic algorithm.
The invention will be further explained by reference to the drawings in which two embodiments are shown in a very schematical way.
REFERENCES:
patent: 5150407 (1992-09-01), Chan
patent: 5623637 (1997-04-01), Jones et al.
patent: 5778068 (1998-07-01), Johnson et al.
patent: 5809140 (1998-09-01), Rubin et al.
patent: 5878142 (1999-03-01), Caputo et al.
patent: 5953422 (1999-09-01), Angelo et al.
patent: 5956403 (1999-09-01), Lipner et al.
patent: 6308268 (2001-10-01), Audebert
patent: 0 281 059 (1988-09-01), None
patent: 0 434 550 (1991-06-01), None
patent: 0 434 551 (1991-06-01), None
Barron Gilberto
Blakely , Sokoloff, Taylor & Zafman LLP
Callahan Paul
Irdeto B.V.
LandOfFree
Integrated circuit and smart card comprising such a circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit and smart card comprising such a circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit and smart card comprising such a circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3157883