Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2006-03-14
2006-03-14
Chang, Daniel (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000
Reexamination Certificate
active
07012448
ABSTRACT:
An improved integrated circuit and a related system apparatus and method. The integrated circuit includes a plurality of logic area or user logic areas; and an actively switchable network capable of selectively connecting at least one logic area with another logic area. In particular, the plurality of logic areas include an array of logic-gates or logic-blocks or custom logic which form functional blocks. The integrated circuit can provide a chip-architecture where the functional blocks are specific hardware functional blocks, hardware functional blocks that are parameterized, and/or programmable functional blocks including programmable processors. Also, the functional blocks can act as objects requesting and providing services to other objects on the actively switchable network so that, when a functional block is a programmable processor, the functional block optionally implements objects, with the programmable processor making one, some or all objects thereof visible to other objects connected to the actively switchable network.
REFERENCES:
patent: 4569041 (1986-02-01), Takeuchi et al.
patent: 4903260 (1990-02-01), Boettle et al.
patent: 5359536 (1994-10-01), Agrawal et al.
patent: 5457410 (1995-10-01), Ting
patent: 5483178 (1996-01-01), Costello et al.
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5815726 (1998-09-01), Cliff
patent: 5880597 (1999-03-01), Lee
patent: 5880598 (1999-03-01), Duong
patent: 6072944 (2000-06-01), Robinson
patent: 6084429 (2000-07-01), Trimberger
patent: 6191612 (2001-02-01), Agrawal et al.
patent: 0 338 558 (1989-10-01), None
patent: 0 360 540 (1990-03-01), None
patent: 0 867 820 (1998-01-01), None
patent: 0 969 631 (2000-01-01), None
patent: 1 096 736 (2001-05-01), None
patent: 060118141 (1985-06-01), None
patent: 4151854 (1992-05-01), None
patent: 010255347 (1998-09-01), None
patent: WO 95/04404 (1995-02-01), None
patent: WO 98/02822 (1998-01-01), None
patent: WO 02/058355 (2002-07-01), None
Parkes, “Space Wire: Links, Nodes, Routers and Networks” ECSS-E-50-12 Space Engineering pp. 1-101, Jun. 2000.
Swamy et al. “OO-VHDL, Extensions to VHDL” IEEE (1995).
Benini et al. “Networks on Chips: A new SoC Paradigm” SOC Designs IEEE (2002).
A. Tsutsui et al., “Special Purpose FPGA for High-speed Digital Telecommunication Systems”, NTT Optical Network Systems Laboratories, pp. 486-491, IEEE (1995).
D'Angelo et al., “Modular Design of Communication Node Prototypes” pp. 170-175 IEEE (1997).
Kaptanoglu et al., (XP-000868474) “A new high density and very low cost reprogrammable FPGA architecture” pp 3-12, (1999).
Vranesic “The FPGA Challenge”, Dept. of Electrical and Compurter Engineering, pp 121-126 IEEE (1998).
Guerrier et al. “A Generic Architecture for On-Chip Packet-Switched Interconnections”, Proceedings of the Design Automation and Test in Europe, pp. 250-256, Paris, France, Mar. 2000.
Search Report for Patents concerning “Object Oriented IC Architecture”, NERAC, Inc., Feb. 27, 2001, 21 pages.
Search Report for Patents concerning “On-Chip Packet Switching Networks, Etc.”, NERAC, Inc., Feb. 27, 2001, 61 pages.
“IEEE Heterogeneous InterConnect (HIC) (Low-Cost, Low-Latency Scalable Serial Interconnect for Parallel System Construction)”, IEEE Computer Society, Sep. 21, 1995, 144 pages.
Parkes, “Space Wire: Links, Nodes, Routers and Networks” ECSS-E-50-12 Space Engineering pp. 1-101, Jun. 2000.
Swammy et al. “OO-VHDL, Extensinos to VHDL” IEEE (1995), no month.
Benini et al. “Networks on Chips: A new SoC Paradigm” SOC Designs IEEE (2002), no month.
A. Tsutsui et al., “Special Purpose FPGA for High-speed Digital Telecommunication Systems”, NTT Optical Network Systems Laboratories, pp 486-491, IEEE (1995), no month.
D'Angelo et al., “Modular Design of Communication Node Prototypes” pp. 170-175 IEEE (1997), no month.
Kaptanoglu et al., (XP-000868474) “A new high density and very low cost reprogrammable FPGA architecture” pp 3-12, (1999), no month.
Vranesic “The FPGA Challenge”, Dept. of Electrical and Compurter Engineering, pp 121-126 IEEE (1998), no month.
Chang Daniel
The University Court of the University of Dundee
Winston & Strawn LLP
LandOfFree
Integrated circuit and related improvements does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit and related improvements, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit and related improvements will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3586438