Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-09-28
2010-12-14
Sarkar, Asok K (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S672000, C257SE21678
Reexamination Certificate
active
07851356
ABSTRACT:
A method of manufacturing an integrated circuit includes forming landing pads in an array region of a substrate, individual ones of the landing pads being electrically coupled to individual ones of portions of devices formed in the substrate in the array region. The method also includes forming wiring lines within a peripheral region of the substrate. Forming the landing pads and forming the wiring lines includes a common lithographic process being effective in both the array and peripheral regions. The wiring lines and the landing pads of the integrated circuit are self-aligned.
REFERENCES:
patent: 5502320 (1996-03-01), Yamada
patent: 5798544 (1998-08-01), Ohya et al.
patent: 5895239 (1999-04-01), Jeng et al.
patent: 5907788 (1999-05-01), Kasai
patent: 6100138 (2000-08-01), Tu
patent: 6191975 (2001-02-01), Shimizu et al.
patent: 6545904 (2003-04-01), Tran
patent: 6635918 (2003-10-01), Narui et al.
patent: 6785157 (2004-08-01), Arimoto et al.
patent: 7034408 (2006-04-01), Schloesser
patent: 2004/0173836 (2004-09-01), Oh et al.
patent: 2004/0262769 (2004-12-01), Park
patent: 2006/0255384 (2006-11-01), Baars et al.
patent: 2006/0264002 (2006-11-01), Tran et al.
patent: 2006/0292812 (2006-12-01), Jung et al.
patent: 2007/0267723 (2007-11-01), Bernstein et al.
patent: 2008/0145998 (2008-06-01), Delgadino et al.
patent: 0101489 (2001-01-01), None
Quirk and Serda, “Semicondctor Manufacturing Technology,” Prentice-Hall, 2001, pp. 462-463.
Baars Peter
Mierau Uta
Muemmler Klaus
Tegen Stefan
Edell Shapiro & Finnan LLC
Qimonda AG
Sarkar Asok K
Slutsker Julia
LandOfFree
Integrated circuit and methods of manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit and methods of manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit and methods of manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4223960