Integrated circuit and method of improving signal integrity

Details Integrated circuit and method of improving signal integrity Integrated circuit and method of improving signal integrity

2008-07-15

2008-07-15

Chang, Daniel D (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

C333S032000, C330S144000

Reexamination Certificate

active

11473699

ABSTRACT:
An Integrated Circuits (ICs) comprising a first output stage circuit and a second output stage circuit that share common input terminals and an output terminal of the first and second output stage circuits being selectably coupled between the input terminals and the output terminal in preference to the other.

REFERENCES:
patent: 5034634 (1991-07-01), Yamamoto
patent: 5428305 (1995-06-01), Wong et al.
patent: 5523702 (1996-06-01), Maeda
patent: 5534794 (1996-07-01), Moreland
patent: 6005414 (1999-12-01), Reay
patent: 6952144 (2005-10-01), Javor
patent: 43 36 798 (1994-01-01), None

Affiliated with

Also associated with

Rating

Integrated circuit and method of improving signal integrity does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit and method of improving signal integrity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit and method of improving signal integrity will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3916838