Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2006-12-26
2006-12-26
Browne, Lynne H. (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S502000, C714S048000
Reexamination Certificate
active
07155628
ABSTRACT:
Embodiments of the present invention are described in an integrated circuit. The integrated circuit comprises circuit elements configured to be clocked via an oscillating signal, and a detector. The detector is configured to detect a state of the oscillating signal and provide a detection signal indicative of the state of the oscillating signal. The detector comprises a first delay line configured to provide a first delayed signal to logic that provides the detection signal.
REFERENCES:
patent: 5199007 (1993-03-01), Okano
patent: 5404356 (1995-04-01), Abe
patent: 5440603 (1995-08-01), Sugita
patent: 5828243 (1998-10-01), Bagley
patent: 5936452 (1999-08-01), Utsuno et al.
patent: 6343334 (2002-01-01), Uemura et al.
patent: 6518848 (2003-02-01), Teraishi
patent: RE38154 (2003-06-01), Moroni et al.
patent: 6597204 (2003-07-01), Imamura
patent: 2001/0045822 (2001-11-01), Davidsson et al.
patent: 2004/0158759 (2004-08-01), Chang et al.
Keithley Douglas Gene
Montierth Mark David
Taylor Richard David
Avago Technologies General IP ( Singapore) Pte. Ltd.
Browne Lynne H.
Yanchus, III Paul
LandOfFree
Integrated circuit and method for detecting the state of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit and method for detecting the state of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit and method for detecting the state of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3694845