Integrated capacitor with enhanced capacitance density and...

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S003000, C438S239000, C438S680000, C438S685000, C438S686000, C361S311000

Reexamination Certificate

active

06897508

ABSTRACT:
A thin film integrated multilayer capacitor with substantially enhanced capacitance density suitable for Dynamic Random Access Memory (DRAM) and other integrated capacitor applications is formed into a trench or cavity structure with a completely self-aligned atomic layer deposition (ALD) process flow. Each conductor layer is etched with a wet etch to create recesses between the adjacent insulating layers, which recesses are seamlessly filled with dielectric using an ALD process, so that no part of the conductor is ever exposed to ambient atmosphere. Only silicon-based dielectric materials contact the silicon substrate, and the contact area between silicon and the capacitor is minimized both at the top and the bottom. The dielectric layers comprise Al2O3, ZrO2, or HfO2, which is deposited using an ALD process. Capacitance density is greatly enhanced to a C/∈ of above 1500 fF/μ2.

REFERENCES:
patent: 4685197 (1987-08-01), Tigelaar et al.
patent: 4700457 (1987-10-01), Matsukawa
patent: 5021920 (1991-06-01), Smith
patent: 5047815 (1991-09-01), Yasuhira et al.
patent: 5077225 (1991-12-01), Lee
patent: 5116776 (1992-05-01), Chan et al.
patent: 5223447 (1993-06-01), Lee et al.
patent: 6190964 (2001-02-01), Winters
patent: 6660631 (2003-12-01), Marsh
patent: 100 34 003 (2002-01-01), None
patent: 0 973 201 (2000-01-01), None
patent: 01179443 (1989-07-01), None
patent: 01189949 (1989-07-01), None
Unknown, “Front End Processes”, International Technology Roadmap For Semiconductors, 2001 Edition.
D.E. Kotecki et al., “(Ba, Sr) TiO3dielectrics for future stacked-capacitor DRAM”, IBM Journal of Research and Development, vol. 43, No. 3 (May 1999).
E. Adler et al., “The evolution of IBM CMOS DRAM technology”, IBM Journal of Research and Development, vol. 39, No. 12 (1995).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated capacitor with enhanced capacitance density and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated capacitor with enhanced capacitance density and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated capacitor with enhanced capacitance density and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3457290

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.