Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-09-11
2007-09-11
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C703S002000, C703S013000, C703S014000, C703S017000
Reexamination Certificate
active
11159283
ABSTRACT:
Computer-aided design (CAD) tools are used to perform the integrated design, verification and layout of electrical and optical components in a monolithic, silicon-based electro-optic chip. Separate top-level behavioral logic designs are prepared for the three different types of elements included within the final, silicon-based monolithic structure: (1) digital electronic integrated circuit elements; (2) analog/mixed signal electronic integrated circuit elements; and (3) opto-electronic elements (including passive and active optical elements). Once the behavioral logic design is completed, the results are combined and co-simulated. A physical layout design is developed and verified for each different type of element in the circuit. The separate physical layouts are then co-verified, to assess the properties of the overall physical design. The results of the co-simulation are compared to the results of the co-verification, with alterations made in the logic design and/or the physical layout until the desired operating parameters are obtained. Once the desired results are generated, conventional wafer-level fabrication operations are then considered to provide a final product (“tape out”).
REFERENCES:
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5914889 (1999-06-01), Cohen et al.
patent: 5930150 (1999-07-01), Cohen et al.
patent: 6110217 (2000-08-01), Kazmierski et al.
patent: 6446243 (2002-09-01), Huang et al.
patent: 6470482 (2002-10-01), Rostoker et al.
patent: 6480816 (2002-11-01), Dhar
patent: 6502223 (2002-12-01), Keller et al.
patent: 6587995 (2003-07-01), Duboc et al.
patent: 6668364 (2003-12-01), McElvain et al.
patent: 6718522 (2004-04-01), McBride et al.
patent: 6745372 (2004-06-01), Côt{hacek over (e)} et al.
patent: 6807658 (2004-10-01), Mielke et al.
patent: 6815729 (2004-11-01), Brophy et al.
patent: 6816825 (2004-11-01), Ashar et al.
patent: 6826739 (2004-11-01), Frerichs
patent: 6845184 (2005-01-01), Yoshimura et al.
patent: 6895136 (2005-05-01), Deliwala
patent: 6898767 (2005-05-01), Halstead
patent: 6969903 (2005-11-01), Eshun et al.
patent: 6980945 (2005-12-01), Elias
patent: 6983443 (2006-01-01), Korzyniowski et al.
patent: 7031889 (2006-04-01), McBride
patent: 7055113 (2006-05-01), Broberg et al.
patent: 7065481 (2006-06-01), Schubert et al.
patent: 2003/0195736 (2003-10-01), Ghosh et al.
patent: 2004/0107085 (2004-06-01), Moosburger et al.
patent: 2005/0076316 (2005-04-01), Pierrat et al.
Abdennadher; “Behavioral modeling of a SONET/SDH transceiver using HDLA”; Feb. 27-29, 2000; Mixed-Signal Design, 2000. SSMSD. 2000 Southwest Symposium on; pp. 73-76.
Iyer et al.; Design and development of optoelectronic mixed signal system-on-package (SOP): May 2004; Advanced Packaging, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on]; vol. 27, Issue 2, pp. 278-285.
Dama Bipin
Gothoskar Prakash
Mosinskis Paulius
Pathak Soham
Shastri Kalpendu
Dinh Paul
Koba Wendy W.
Rossoshek Helen
SiOptical Inc.
LandOfFree
Integrated approach for design, simulation and verification... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated approach for design, simulation and verification..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated approach for design, simulation and verification... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3765488