Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1994-08-01
1999-01-12
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711128, 711 3, 365 49, 395376, G06F 1200
Patent
active
058600850
ABSTRACT:
An associative processing memory system for concurrent data searching and concurrent data processing which includes content addressable memory (CAM) array having multiple CAM words; a multiplexer for executing one of the input devices and for passing an output of one of the input devices; an interface register logic block for storing instructions in a command register and control and status information in a control and status register; a match circuit for executing a match instruction for performing a masked comparison of data in every CAM word in the CAM array to a search pattern; a read circuit for executing a read instruction for reading one CAM word in the CAM array wherein the CAM word is selected using a response register A and a multiple response resolver (MRR); a write circuit for executing a write instruction for performing a masked write operation to every CAM word indicated by a bit set in a select vector; a shift circuit for executing a shift instruction for shifting the response register A up or down by one bit position; a clear circuit for executing an instruction for clearing the most significant bit set in the response register A; a move circuit for executing a move instruction for writing the data contents indicated by the select vector to a response register; a write-column circuit for executing an instruction for writing the contents of the select vector to a column in the CAM array; a circuit for executing an nop instruction for performing no operation; a read-shift for executing a readshift instruction; a read-snext circuit for executing a readsnext instruction; a write-shift circuit for executing a writeshift instruction; and a write-snext circuit for executing a writesnext instruction.
REFERENCES:
patent: 3771139 (1973-11-01), Digby
patent: 3806890 (1974-04-01), Smith
patent: 3949368 (1976-04-01), West
patent: 4152762 (1979-05-01), Bird et al.
patent: 4559618 (1985-12-01), Houseman et al.
patent: 4805093 (1989-02-01), Ward
patent: 4888731 (1989-12-01), Chuang et al.
patent: 4890260 (1989-12-01), Chuang et al.
patent: 4928260 (1990-05-01), Chuang et al.
patent: 4959811 (1990-09-01), Szczepanek
patent: 4989140 (1991-01-01), Nishimukai et al.
patent: 5359720 (1994-10-01), Tamura et al.
patent: 5440709 (1995-08-01), Edgar
patent: 5442762 (1995-08-01), Kato et al.
patent: 5502832 (1996-03-01), Ali-Yahia et al.
M. Morris Mano, Computer System Architecture, Prentice-Hall, 1976, pp 453-459.
Charles D. Stormon et al., A General-Purpose CMOS Associative Processor IC and System, IEEE Micro, Dec. 1992, vol. 6, Issue 6, pp 68-78.
Charles Stormon, The Coherent Processor an Associative Processor Architecture and Application, Compron, IEEE Computer Society International Conference, 1991, pp 270-275.
J. Ribeiro, Content-Addressable Memories Applied to Execution Logic Programs, IEE Proceedings, Part E: Computers & Digital Techniques, Sep. 1989, vol. 136, Issue 5, pp. 383-388.
Associative Processing Products, Coherent Research, Inc., (entire document--28 pages), 1993.
Leong Raymond M.
Saleh Edward
Stormon Charles D.
Troullinos Nikos B.
Chan Eddie P.
Cypress Semiconductor Corporation
Kim Hong C.
LandOfFree
Instruction set for a content addressable memory array with read does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction set for a content addressable memory array with read, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction set for a content addressable memory array with read will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1524942