Instruction segment filtering scheme

Details Instruction segment filtering scheme Instruction segment filtering scheme

2006-06-13

2006-06-13

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Branching

C712S206000

Reexamination Certificate

active

07062640

ABSTRACT:
A filtering system for instruction segments determines whether a new instruction segment satisfies a predetermined filtering condition prior to storage. If the instruction segment fails the filtering condition, the new instruction segment is not stored. Various filtering conditions are available; but all filtering conditions test to determine whether it is more likely than not that a new instruction segment will be reused by the execution unit in the future.

REFERENCES:
patent: 5381533 (1995-01-01), Peleg et al.
patent: 5913223 (1999-06-01), Sheppard et al.
patent: 6185675 (2001-02-01), Kranich et al.
patent: 6339822 (2002-01-01), Miller
patent: 6427188 (2002-07-01), Lyon et al.
patent: 6535959 (2003-03-01), Ramprasad et al.
Black et al., The Block-based Trace Cache, Proceedings of the International Symposium on Computer Architecture, May 2-4, 1999, pp. 196-207.
Patterson and Hennessy, Computer Organization and Design, 2nd Ed., 1998, p. 570.
Rotenbery et al, Trace Processors, Proceedings of 30th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 1, 1997, p. 138-148.
Jourdan et al, “eXtended Block Cache”, Proceedings of Int'l . Symposium on High Performance Computer Architecture, pp. 1-10, Jan. 2000.
Solomon et al, “Micro-Operation Cache: A Power Aware Frontend for Variable Instruction Length ISA”, ISLPED '01 Aug. 6-7, 2001.
Bellas et al, “Architectural and Compiler Techniques for Energy Reduction in High Performance Microprocessors”, IEEE Transactions on VLSI, vol. 8, No. 3, Jun. 2000.
Friendly et al, “Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism”, 30th Annual IEEE/ACM Intl. Symposium on Microarchitecture, Research Triangle Park, North Carolina, Dec. 1-3, 1997.
Intrater et al, “Performance Evaluation of a Decoded Instruction Cache for Variable Instruction-Length Computers”, 19th Annual Intl. Symposium on Computer Architecture, Gold Coast, Australia, May 19-21, 1992.
Jacobson et al, “Path-Based Next Trace Prediction”, 30th Annual IEEE/ACM Intl. Symposium on Microarchitecture, Research Triangle Park, North Carolina, Dec. 1-3, 1997.
Manne et al, “Pipeline Gating: Speculation Control for Energy Reduction”, Proceedings, 25th Annual Intl. Symposium on Computer Architecture, IEEE Computer Society Tech. Comm. on Computer Architecture, ACM SIGARCH, Barcelona, Spain, Jun. 27-Jul. 1, 1998.
Glaskowsky, Peter N., “Pentlum 4 (Partially) Previewed”,Microprocessor Report, vol. 14, Archive 8, pp. 11-13, Aug. 2000.
Papworth, David B., “Tuning the Pentium Pro Microarchitecture”,IEEE Micro, IEEE Computer Society, vol. 16, No. 2, Apr. 1996.
Upton, Michael, “The Intel Pentium® 4 Processor”, http://www.intel.com/pentium4, Oct. 2000.
Rotenberg et al, “Trace Cache: A Low Latency Approach to High Bandwith Instruction Fetching”, Proceedings, 29th Annual IEEE/ACM Intl. Symposium on Microarchitecture, MICRO-29, IEEE Computer Society Tech. Comm. on Microprogramming and Microarchitecture, Assn. for Computing Machinery SIGMICRO, Paris, France, Dec. 2-4 1996.

Affiliated with

Also associated with

Rating

Instruction segment filtering scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction segment filtering scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction segment filtering scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3709901