Electrical computers and digital processing systems: support – Computer power control – Having power source monitoring
Reexamination Certificate
2002-01-02
2004-08-10
Butler, Dennis M. (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
Having power source monitoring
Reexamination Certificate
active
06775787
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to electronic devices. More specifically, the invention relates to instruction scheduling for electronic devices based on power estimation.
BACKGROUND OF THE INVENTION
Traditional electronic devices, such as microprocessors, have scheduled execution of instructions therein, typically, based on hardware resources and data availability in order to maximize their performance. However, with the increase in power consumption due to process technology improvements, these microprocessors may draw more current than the voltage regulator for the microprocessor is capable of supplying. A typical approach to account for this overdrawing of current by these microprocessors includes thermal and digital throttling mechanisms wherein the stream of instructions into the microprocessor are halted through means of an instruction stall, thereby reducing the power being consumed by the microprocessors. Disadvantageously, halting the instruction stream being processed by the microprocessors reduces its performance.
Moreover, current spikes can be introduced into the hardware when the number of instructions being processed by the microprocessor widely vary. For example, if the microprocessor is processing a number of instructions from an instruction-intensive application, followed by a period of no instruction processing and returning to processing a number of instructions from another instruction-intensive application, the amount of current drawn by the microprocessor will vary accordingly.
REFERENCES:
patent: 5787297 (1998-07-01), Lin
patent: 5941991 (1999-08-01), Kageshima
patent: 5991884 (1999-11-01), Lin et al.
patent: 6002878 (1999-12-01), Gehman et al.
patent: 6055640 (2000-04-01), Kageshima et al.
patent: 6096089 (2000-08-01), Kageshima
patent: 6167524 (2000-12-01), Goodnow et al.
patent: 6205555 (2001-03-01), Kageshima et al.
patent: 6513124 (2003-01-01), Furuichi et al.
patent: 08101777 (1996-04-01), None
Tomiyama et al, Instruction Scheduling for Power Reduction in Processor-Based System Design, IEEE 1998,.*
Tiwari/Malik/Wolfe, “Power Analysis of Embedded Software: A First Step Towards Software Power Minimization”, aritcle published by Dept. of Electrical Engineering, Princeton University, 1994, pp. 384-390, Princeton N.J. USA.*
Lee/Tiwari/Malik/Fujita, “Power Analysis and Minimization Techniques for Embedded DSP Software”, article published in IEE Transactions VSLI Systems, vol. 5, No. 1, pp. 123-135, Mar. 1997, USA.*
Search Report for PCT/US02/41815; mailed May 2, 2003; 2 pages.
Blakely , Sokoloff, Taylor & Zafman LLP
Butler Dennis M.
Suryawanshi Suresh K
LandOfFree
Instruction scheduling based on power estimation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction scheduling based on power estimation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction scheduling based on power estimation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3314906