Instruction processing unit capable of efficiently accessing the

Details Instruction processing unit capable of efficiently accessing the Instruction processing unit capable of efficiently accessing the

1996-08-14

1998-11-10

Ellis, Richard L.

Electrical computers and digital processing systems: memory

Address formation

Combining two or more values to create address

711202, 711212, G06F 1206

Patent

active

058359737

ABSTRACT:
In an instruction processing unit, a first register group having at least one register whose bit width is enough for designating a desired address in the entire address space of a memory, and a second register group having at least one register whose bit width is not enough for said purpose, and operation means are provided. This operation means further includes first and second address generation means. In this unit, the first address generation means creates a desired operand address according to values stored in one or more registers in the first register group. The second address generation means creates an operand address to designate a desired partial space of the memory, by extending the bit width of a register in the second register group by a required amount.

REFERENCES:
patent: 3657705 (1972-04-01), Mekota, Jr. et al.
patent: 3976976 (1976-08-01), Khosharian
patent: 4090237 (1978-05-01), Dimmick
patent: 4206503 (1980-06-01), Woods et al.
patent: 4449184 (1984-05-01), Pohlman, III et al.
patent: 4615006 (1986-09-01), Hirano
patent: 4805092 (1989-02-01), Ceratti
patent: 4959778 (1990-09-01), Miyadera et al.
"Hewlett-Packard Precision Architecture: The Processor", M.J. Mahon et al., Hewlett-Packard Journal, vol. 37, No. 8, Aug. 1986, pp. 4-21.
"The Z80000 Microprocessor", D. Phillips, IEEE Micro, vol. 5, No. 6, Dec. 1985, pp. 23-36.
Hitachi Corporation Programming Manual (Jun. 1989) 2nd Ed:5, 9, describes the Hitachi single chip microcomputer, built-in register and cooperation of page register, PC or general register.
Microprocessor and Peripheral Handbook (1988) 1:2-7/2-12, describes the memory organization and 8086 register model.
Zilog Data Book (Sep. 1983), 140-142, describes the general purpose register, CPU special register and logical-to-physical address transformation.

Affiliated with

Also associated with

Rating

Instruction processing unit capable of efficiently accessing the does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction processing unit capable of efficiently accessing the, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction processing unit capable of efficiently accessing the will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1529502