Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-07-03
2007-07-03
Peikari, B. James (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S213000, C711S204000, C712S207000, C712S237000, C710S240000
Reexamination Certificate
active
10633257
ABSTRACT:
A disk drive control system comprising a micro-controller, a micro-controller cache system adapted to store micro-controller data for access by the micro-controller, a buffer manager adapted to provide the micro-controller cache system with micro-controller requested data stored in a remote memory, and a cache demand circuit adapted to: a) receive a memory address and a memory access signal, and b) cause the micro-controller cache system to fetch data from the remote memory via the buffer manager based on the received memory address and memory access signal prior to a micro-controller request.
REFERENCES:
patent: 6401187 (2002-06-01), Motokawa et al.
patent: 6516389 (2003-02-01), Uchihori
patent: 6789132 (2004-09-01), Hoskins
patent: 7000077 (2006-02-01), Grimsrud et al.
patent: 2004/0044847 (2004-03-01), Ray et al.
patent: 2004/0148470 (2004-07-01), Schulz
patent: 2005/0071571 (2005-03-01), Luick
Evans, Esq. Jason T.
Peikari B. James
Western Digital Technologies Inc.
LandOfFree
Instruction prefetch caching for remote memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction prefetch caching for remote memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction prefetch caching for remote memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3760962