Instruction-parallel processor with...

Details Instruction-parallel processor with... Instruction-parallel processor with...

2007-04-30

2010-02-23

Treat, William M (Department: 2181)

Electrical computers and digital processing systems: processing

Processing control

Processing control for data transfer

C712S024000

Reexamination Certificate

active

07669041

ABSTRACT:
A processor having a zero-overhead operand copy capability. The processor includes multiple execution units to execute instructions in parallel and multiple register files each associated with one or more of the execution units. The processor further includes circuitry to select either an instruction execution result from a first one of the execution units or content of a register within a first one of the register files associated with the first one of the execution units to be stored within a register within a second one of the register files.

REFERENCES:
patent: 5303354 (1994-04-01), Higuchi et al.
patent: 5590365 (1996-12-01), Ide et al.
patent: 6192384 (2001-02-01), Dally et al.
patent: 6269435 (2001-07-01), Dally et al.
patent: 7032102 (2006-04-01), Leijten et al.
patent: 7047391 (2006-05-01), Dally et al.
patent: 7287151 (2007-10-01), Bekooij et al.
patent: 2002/0023201 (2002-02-01), Saulsbury et al.
patent: 2004/0117597 (2004-06-01), Kailas
Bekooij et al., “Phase Coupled Operation Assignment for Vliw Processors with Distributed Register Files”, Proceedings of the 14th International Symposium on Systems Synthesis, IEEE, Oct. 1-3, 2001, pp. 118-123.
Kumar et al., “Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling”, Proceedings of the 32nd International Symposium on Computer Architecture, IEEE, Jun. 4-8, 2005, pp. 408-419.
Saluja et al., “Performance Analysis of Inter Cluster Communication Methods in VLIW Architecture”, Proceedings of the 17th International Conference on VLSI Design, IEEE, 2004, pp. 761-764.
International Preliminary Report on Patentability of Apr. 9, 2009 in International Application PCT/US2007/080651 7 pages.
Hoogerbrugge, et al, “Register File Port Requirements of Transport Triggered Architecture”, 1994, pp. 191-195, IEEE, San Jose, CA, USA.
International Search Report and Written Opinion of the International Searching Authority for International Application PCT/US2007/080651, European Patent Office, Jan. 31, 2007, 12 pages.
Terechko A., et al, “Inter-cluster Communication Models for Clustered VLIW Processors”, 2003, 11 pgs, ACM, San Jose, CA, USA.

Affiliated with

Also associated with

Rating

Instruction-parallel processor with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction-parallel processor with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction-parallel processor with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4181752