Electrical computers and digital processing systems: processing – Processing control
Reexamination Certificate
2011-04-12
2011-04-12
Huisman, David J (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Reexamination Certificate
active
07925869
ABSTRACT:
A system and method for enabling multithreading in a embedded processor, invoking zero-time context switching in a multithreading environment, scheduling multiple threads to permit numerous hard-real time and non-real time priority levels, fetching data and instructions from multiple memory blocks in a multithreading environment, and enabling a particular thread to modify the multiple states of the multiple threads in the processor core.
REFERENCES:
patent: 4110831 (1978-08-01), Langdon, Jr.
patent: 4777587 (1988-10-01), Case et al.
patent: 4821187 (1989-04-01), Ueda et al.
patent: 4825355 (1989-04-01), Kurakazu et al.
patent: 4939735 (1990-07-01), Fredericks et al.
patent: 5163146 (1992-11-01), Antanaitis, Jr. et al.
patent: 5179672 (1993-01-01), Genduso et al.
patent: 5247636 (1993-09-01), Minnick et al.
patent: 5260703 (1993-11-01), Nguyen et al.
patent: 5317701 (1994-05-01), Reininger et al.
patent: 5361337 (1994-11-01), Okin
patent: 5392435 (1995-02-01), Masui et al.
patent: 5404469 (1995-04-01), Chung et al.
patent: 5410658 (1995-04-01), Sawase et al.
patent: 5430884 (1995-07-01), Beard et al.
patent: 5515538 (1996-05-01), Kleiman
patent: 5524250 (1996-06-01), Chesson et al.
patent: 5553305 (1996-09-01), Gregor et al.
patent: 5655133 (1997-08-01), Dupree et al.
patent: 5727211 (1998-03-01), Gulsen
patent: 5761470 (1998-06-01), Yoshida
patent: 5865624 (1999-02-01), Hayashigawa
patent: 5867725 (1999-02-01), Fung et al.
patent: 5907694 (1999-05-01), Suzuki et al.
patent: 5933627 (1999-08-01), Parady
patent: 5933650 (1999-08-01), van Hook et al.
patent: 5944816 (1999-08-01), Dutton et al.
patent: 6009505 (1999-12-01), Thayer et al.
patent: 6016542 (2000-01-01), Gottlieb et al.
patent: 6026503 (2000-02-01), Gutgold et al.
patent: 6061710 (2000-05-01), Eickemeyer et al.
patent: 6076157 (2000-06-01), Borkenhagen et al.
patent: 6085215 (2000-07-01), Ramakrishnan et al.
patent: 6163839 (2000-12-01), Janik et al.
patent: 6314511 (2001-11-01), Levy et al.
patent: 6317774 (2001-11-01), Jones et al.
patent: 6366998 (2002-04-01), Mohamed
patent: 6374286 (2002-04-01), Gee et al.
patent: 6378018 (2002-04-01), Tsern et al.
patent: 6385713 (2002-05-01), Yung
patent: 6421701 (2002-07-01), Elnozahy
patent: 6460116 (2002-10-01), Mahalingaiah
patent: 6493741 (2002-12-01), Emer et al.
patent: 6542991 (2003-04-01), Joy et al.
patent: 6567839 (2003-05-01), Borkenhagen et al.
patent: 6694425 (2004-02-01), Eickemeyer
patent: 6718360 (2004-04-01), Jones et al.
patent: 6725355 (2004-04-01), Imamura
patent: 6728722 (2004-04-01), Shaylor
patent: 6766515 (2004-07-01), Bitar et al.
patent: 2003/0037228 (2003-02-01), Kelsey et al.
patent: 2003/0110344 (2003-06-01), Szczepanek et al.
patent: 2004/0087839 (2004-05-01), Raymond et al.
patent: WO 99/21081 (1999-04-01), None
patent: WO 99/54813 (1999-10-01), None
“Dynamic Scheduling of Hard Real-Time Tasks and Real-Time Threads”, Schwan et al., Aug. 1992, IEEE Transactions on Software Engineering, vol. 18, No. 8., pp. 736-748.
Binns, “A Robust High-Performance Time Partintioning Algorithm: The Digital Engine Operating System (DEOS) Approach,” 2001, pp. 1.B.6-1.B.6-12.
Shaaban, Clock Signals & Synchronous Sequential Circuits, Jan. 9, 2002, p. 5.
Wikipedia—The Free Encyclopedia (entry: Clock Cycle), 2007, pp. 1-2.
Free Online Dictionary of Computing (FOLDOC), Definition of “Cycle”, 1997.
McCrackin et al., “Using Horizontal Prefetching to Circumvent the Jump Problem”, 1991, pp. 1287-1291.
Culler et al., “Parallel Computer Architecture—A Hardware/Software Approach”, Aug. 24, 1998, pp. 917-918.
Nemirovsky, Dr. Mario Daniel; Brewer, Dr. Forrest; and Wood, Dr. Roger C.; DISC: Dynamic Instruction Stream Computer; 1991; ACM; pp. 163-171.
Intel Corporation, Pentium Processor Family Developer's Manual, vol. 3: Architecture and Programming Manual, 1995, pp. 25-1 and 25-30.
Eggers, Susan J., “Simultaneous Multithreading: A Platform for Next-Generation Processors”, IEEE Micro, Sep. Oct. 1997, pp. 12-19.
El-Kharashi, et al., Multithreaded Processors: The Upcoming Generation for Multimedia Chips, 1998 IEEE Symposium on Advances in Digital Filtering and Signal Processing, Jun. 5-6, 1998, pp. 111-115.
8-bit AVR® Microcontroller with 128 K Bytes In-System Programmable Flash—Atmega103/103L—Preliminary; ATMEL; ® Atmel Corporation 2000; pp. 1-126.
Lindsay, S.K. et al., “On the Performance of a Multi-Threaded RISC Architecture,” Electrical and Computer Engineering, Sep. 1993, pp. 369-372, vol. 1.
Notification of Transmittal of the International Search Report, PCT/US00/35242, Apr. 27, 2001, 4 pages.
Supplementary European Search Report, EP 00989474, Nov. 23, 2004, 3 pages.
Gschwind, M. et al., “High Frequency Pipeline Architecture Using the Recirculation Buffer,” IBM Research Report, IBM Research Division, Mar. 19, 2001, pp. 1-25.
Stritter, E. et al., “A Microprocessor Architecture for a Changing World: The Motorola 68000,” Feb. 1979, IEEE, pp. 42-52.
Japanese Office Action, Japanese Application No. 2001-547274, Jul. 13, 2010, 5 pages.
Fotland David A
Kelsey Nicholas J
Mimaroglu Tibet
Waters Christopher J
Fenwick & West LLP
Huisman David J
Ubicom Inc.
LandOfFree
Instruction-level multithreading according to a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction-level multithreading according to a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction-level multithreading according to a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2723170