Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1995-09-11
1998-10-06
Kim, Kenneth S.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711139, 711207, 711313, 395586, 39580023, G06F 938
Patent
active
058190791
ABSTRACT:
A computer system includes an instruction prefetching mechanism that detects whether an instruction to be prefetched is located in a region of memory that is uncacheable. To perform an instruction prefetch, an instruction fetch unit (IFU) receives an instruction pointer indicating a memory location containing an instruction to be prefetched. The instruction pointer may be provided by a branch target buffer (BTB) as a result of a branch prediction, or by auxiliary branch prediction mechanisms, or actual execution. The IFU accesses an instruction translation look-aside buffer (ITLB) to determine both the physical address corresponding to the linear address of the instruction pointer and to determine an associated memory type stored therein. If the memory type indicates an uncacheable memory location, the IFU waits until all previous executed instructions have completed. The IFU does this by inserting a "permission-to-fetch" instruction, and then stalling. The IFU remains stalled until either the permission-to-fetch instruction retires or until a branch misprediction is detected. Once a branch misprediction is detected, the permission-to-fetch instruction and all other instructions issued subsequent to the mispredicted branch are squashed. If no previous branch mispredictions are detected, the permission-to-fetch instruction eventually retires, the instruction pointer is reset based on the correct branch, and prefetching continues.
REFERENCES:
patent: 4604691 (1986-08-01), Akagi
patent: 5142634 (1992-08-01), Fite et al.
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5606687 (1997-02-01), Mehring et al.
patent: 5613083 (1997-03-01), Glew et al.
patent: 5615402 (1997-03-01), Quattromani et al.
Glew Andrew F.
Gupta Ashwani
Intel Corporation
Kim Kenneth S.
LandOfFree
Instruction fetch on demand for uncacheable memory which avoids does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction fetch on demand for uncacheable memory which avoids , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction fetch on demand for uncacheable memory which avoids will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-90973