Instruction execution apparatus comprising a commit stack...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S215000, C712S216000, C712S217000, C712S218000

Reexamination Certificate

active

10331917

ABSTRACT:
An instruction execution apparatus comprising a register storing a copy of contents of a maximum number of entries that are executable simultaneously in one cycle with the entry storing the oldest unreleased instruction at a head among all entries in an instruction storage device after execution of the instructions, a completion condition determination section44for determining whether the instructions stored in the entries of the register are completed in the cycle for determining completion conditions of the entries in the instruction storage device, and an entry release section44for releasing only the entries that are determined to be completed by the completion condition determination section among all entries in the instruction storage device, which allows the entries in the CSE to be released smoothly even though the number of entries in a commitment stack entry, or clock frequency, is increased.

REFERENCES:
patent: 5548738 (1996-08-01), Song
patent: 5557763 (1996-09-01), Senter et al.
patent: 5659782 (1997-08-01), Senter et al.
patent: 5903740 (1999-05-01), Walker et al.
patent: 5987593 (1999-11-01), Senter et al.
patent: 6230254 (2001-05-01), Senter et al.
patent: 6502186 (2002-12-01), Inoue
patent: 2001-181708 (2000-06-01), None
patent: 2001-75803 (2001-03-01), None
Dean M. Tullsen, Susan J. Eggers, Joel S. Emert, Henry M. Levy, Jack L. Lo, and Rebecca L. Stammt Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor 1996.
Intel Corporation A Tour of the P6 Microarchitecture 1995.
David Patterson and John Henessy, “Computer Organization & Design, The Hardware/Software Interface”, 1998.
James Smith and Andrew Pleszkun; Implementing Precise Interrupts in Pipelined Processors; May 1988.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Instruction execution apparatus comprising a commit stack... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction execution apparatus comprising a commit stack..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction execution apparatus comprising a commit stack... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3903106

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.