Instruction encoding to indicate whether to store argument...

Details Instruction encoding to indicate whether to store argument... Instruction encoding to indicate whether to store argument...

2007-10-05

2010-06-15

Kim, Kenneth S (Department: 2111)

Electrical computers and digital processing systems: processing

Processing control

Context preserving (e.g., context swapping, checkpointing,...

C712S229000, C718S108000

Reexamination Certificate

active

07739484

ABSTRACT:
A method and apparatus provide means for saving and restoring processor register values and allocating and deallocating stack memory. A first field of a save instruction encodes whether a value in a register of a processor is saved as a static value. A second field of the save instruction encodes whether a value in a register of a processor is saved as an argument value. A third field of the save instruction encodes a size of a stack frame created during execution of the save instruction. An argument value is saved in a calling program's stack frame. A static value is saved in a called program's stack frame. A restore instruction is used to restore static values and deallocate the stack frame. The save and restore instructions may be executed using any programmable device, including a single instruction set architecture processor or a multi-instruction set architecture processor.

REFERENCES:
patent: 3631405 (1971-12-01), Hoff et al.
patent: 3794980 (1974-02-01), Cogar et al.
patent: 3811114 (1974-05-01), Lemay et al.
patent: 3840861 (1974-10-01), Amdahl et al.
patent: 3983541 (1976-09-01), Faber et al.
patent: 4110822 (1978-08-01), Porter et al.
patent: 4149244 (1979-04-01), Anderson et al.
patent: 4229790 (1980-10-01), Gilliland et al.
patent: 4295193 (1981-10-01), Pomerene
patent: 4338663 (1982-07-01), Strecker et al.
patent: 4432056 (1984-02-01), Aimura
patent: 4467409 (1984-08-01), Potash et al.
patent: 4507728 (1985-03-01), Sakamoto et al.
patent: 4524416 (1985-06-01), Stanley et al.
patent: 4685080 (1987-08-01), Rhodes, Jr. et al.
patent: 4724517 (1988-02-01), May
patent: 4777594 (1988-10-01), Jones et al.
patent: 4782441 (1988-11-01), Inagami et al.
patent: 4833640 (1989-05-01), Baba
patent: 4876639 (1989-10-01), Mensch, Jr.
patent: 5031096 (1991-07-01), Jen et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5132898 (1992-07-01), Sakamura et al.
patent: 5161226 (1992-11-01), Wainer
patent: 5241636 (1993-08-01), Kohn
patent: 5241679 (1993-08-01), Nakagawa et al.
patent: 5327566 (1994-07-01), Forsyth
patent: 5355460 (1994-10-01), Eickemeyer et al.
patent: 5414864 (1995-05-01), Koizumi
patent: 5428793 (1995-06-01), Odnert et al.
patent: 5442761 (1995-08-01), Toda et al.
patent: 5493687 (1996-02-01), Garg et al.
patent: 5506974 (1996-04-01), Church et al.
patent: 5517664 (1996-05-01), Watanabe et al.
patent: 5524211 (1996-06-01), Woods et al.
patent: 5542060 (1996-07-01), Yoshida
patent: 5574873 (1996-11-01), Davidian
patent: 5574928 (1996-11-01), White et al.
patent: 5732234 (1998-03-01), Vassiliadis et al.
patent: 5740461 (1998-04-01), Jaggar
patent: 5758112 (1998-05-01), Yeager et al.
patent: 5859999 (1999-01-01), Morris et al.
patent: 6021265 (2000-02-01), Nevill
patent: 6128728 (2000-10-01), Dowling
patent: 6212630 (2001-04-01), Takayama et al.
patent: 6266765 (2001-07-01), Horst
patent: 6272620 (2001-08-01), Kawasaki et al.
patent: 6631460 (2003-10-01), Morris et al.
patent: 6651160 (2003-11-01), Hays
patent: 6826681 (2004-11-01), Kissell et al.
patent: 7281123 (2007-10-01), Kissell et al.
patent: 2001/0021970 (2001-09-01), Hotta et al.
patent: 2002/0099872 (2002-07-01), Ramasamy et al.
patent: 2002/0138715 (2002-09-01), Minematsu
patent: 2002/0156996 (2002-10-01), Kinter et al.
patent: 2004/0054872 (2004-03-01), Nguyen et al.
patent: 0 073 424 (1983-03-01), None
patent: 0 239 081 (1995-09-01), None
patent: 0 449 661 (1995-11-01), None
patent: 0 324 308 (1996-03-01), None
patent: 0 368 332 (1997-09-01), None
patent: 2 016 755 (1979-09-01), None
ARM Architecture Reference Manual, Advanced RISC Machines Ltd., Prentice Hall, pp. 3-41, 3-42, 3-43, 3-67 and 3-68 (1996).
Diefendorff, Keith, et al.,“ Organization of the Motorola 88110 Superscalar RISC Microprocessor”,IEEE Micro, 12:2, pp. 40-63 (Apr. 1992).
Diefendorff, Keith, et al., “AltiVec Extension to PowerPC Accelerates Media Processing,”IEEE Micro, 20:2, pp. 85-95 (Mar.-Apr. 2000).
ESA/390 Principles of Operation, IBM Library Server, Table of Contents and Paragraphs 7.5.31 and 7.5.70, 23 pages, at http://publibz.boulder.ibm.com/cgi-bin/bookmgr—OS390/BOOK/DZ9AR001/CCONTENTS (1993).
Kane, Gerry,PA-RISC 2.0 Architecture, Prentice Hall PTR, Upper Saddle River, New Jersey, pp. 7-106 and 7-107 (1996).
May, Cathy, et al., eds.,The PowerPC™ Architecture: A Specification for a New Family of RISC Processors, Second Edition, Morgan Kaufmann Publishers, Inc., San Francisco, California, pp. 70-72 (May 1994).
MC68020 32-Bit Microprocessor User's Manual, Third Edition, Prentice Hall, Englewood Cliffs, New Jersey, pp. 3-125, 3-126, and 3-127 (1989).
MC88110 Second Generation RISC Microprocessor User's Manual, Motorola, Inc., pp. 10-66, 10-67, and 10-71 (1991).
LSI TinyRisc Development(visited Apr. 24, 2001) <http://www.redhat.com/support/manuals/gnupro99r1/6—embed/emb09.html>, 13 pages.
VAX11/780 Architecture Handbook, vol. 1, Digital Equipment Corporation, 1979, pp. 8-20 through 8-23.
Hunter, Colin, “Series 32000 Programmer's Reference Manual,” Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1987, pp. 6-81 through 6-86; pp. 6-164 through 6-167; and pp. 6-183 through 6-184.
ARM Architecture Reference Manual, Document No. ARM DDI 0100B, Prentice Hall, New York, New York, 1996, pp. 6-62 through 6-65.
CompactRISC™ CR16B Programmer's Reference Manual, National Semiconductor Corporation, Santa Clara, CA, Sep. 1999, pp. Instruction Set 5-44 through Instruction Set 5-47.
Nemirovsky, Mario et al., U.S. Appl. No. 09/629,805, entitled “Method and Apparatus for Improved Computer Load and Store Operations.” filed Jul. 31, 2000.
Case, B., “ARM Architecture Offers High Code Density,”Microprocessor Report, vol. 5, No. 23, pp. 1 and 11-14, (Dec. 18, 1991).
Cobb, P., “TinyRISC: a MIPS-16 embedded CPU core,” Presentation for Microprocessor Forum, 13 slides (7 pages), (Oct. 22-23, 1996).
Gwennap, L., “VLIW: The Wave of the Future?”,Microprocessor Report, vol. 8, No. 2, pp. 1-2 and 18-21, (Feb. 14, 1994).
Kurosawa, K. et al., “Instruction Architecture for a High Performance Integrated Prolog Processor IPP,”Logic Programming: Proceedings of the Fifth International Conference and Symposium, vol. 2, Massachusetts Institute of Technology, pp. 1506-1530, (1988).
NEC Data Sheet: MOS Integrated Circuit μPD30121, VR4121 64-/32-Bit Microprocessor, NEC Electronics Corporation & MIPS Technologies, Inc., 76 pages, (Copyright 1997, 2000; Published Aug. 2004).
Ross, R., “There's no risk in the future for RISC,”Computer Design, pp. 73-75, (Nov. 13, 1989).
User's Manual: VR4121™ 64/32-Bit Microprocessor, NEC Corporation & MIPS Technologies, Inc., pp. 1-19 and 103-131, (Copyright 1997, 1998; Published Jul. 2000).
User's Manual: VR4100 Series™ 64-/32-Bit Microprocessor Architecture, NEC Corporation & MIPS Technologies, Inc., pp. 1-16 and 54-83, (Copyright 1997, 2001, 2002; Published Jun. 2002).
Nevill, E., Re-issue U.S. Appl. No. 10/066,475, filed Feb. 1, 2002, entitled “Interoperability with Multiple Instruction Sets,” (Available on PAIR).

Affiliated with

Also associated with

Rating

Instruction encoding to indicate whether to store argument... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction encoding to indicate whether to store argument..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction encoding to indicate whether to store argument... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4168160