Instruction dispatch queue for improved instruction cache to que

Details Instruction dispatch queue for improved instruction cache to que Instruction dispatch queue for improved instruction cache to que

1996-10-08

1998-05-19

Eng, David Y.

Chain, staple, and horseshoe making

G06F 900

Patent

active

057548110

ABSTRACT:
A circular dispatch queue is used to implement an instruction queue, in a microprocessor, in order to reduce the delay associated with the critical timing path between an instruction cache memory and the instruction queue. In the circular dispatch queue, instructions are never moved from one stage to another. Instead, pointers are maintained that indicate the top and bottom instructions within the circular dispatch queue. This technique removes inputs from the multiplexor between the register stages in the circular dispatch queue and the instruction cache memory, thus reducing the critical delay.

REFERENCES:
patent: 5509130 (1996-04-01), Trauben et al.
patent: 5581718 (1996-12-01), Grochowski
patent: 5655097 (1997-08-01), Witt et al.

Affiliated with

Also associated with

Rating

Instruction dispatch queue for improved instruction cache to que does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction dispatch queue for improved instruction cache to que, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction dispatch queue for improved instruction cache to que will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1863592