Instruction cache system, instruction-cache-system control...

Details Instruction cache system, instruction-cache-system control... Instruction cache system, instruction-cache-system control...

2009-05-04

2011-12-27

Le, Vu (Department: 2824)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S125000

Reexamination Certificate

active

08086802

ABSTRACT:
An instruction cache system includes an instruction-cache data storage unit that stores cache data per index, and an instruction cache controller that compresses and writes the cache data in the instruction-cache data storage unit, and controls a compression ratio of the written cache data. The instruction cache controller calculates a memory capacity of a redundant area generated due to compression in a memory area belonging to an index, in which n pieces of cache data are written based on the controlled compression ratio, to compress and write new cache data in the redundant area based on the calculated memory capacity.

REFERENCES:
patent: 5465342 (1995-11-01), Walsh
patent: 6173381 (2001-01-01), Dye
patent: 7243191 (2007-07-01), Ying et al.
patent: 7512750 (2009-03-01), Newburn et al.
patent: 2003/0135694 (2003-07-01), Naffziger et al.
patent: 6-231044 (1994-08-01), None

Affiliated with

Also associated with

Rating

Instruction cache system, instruction-cache-system control... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction cache system, instruction-cache-system control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction cache system, instruction-cache-system control... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4264798