Instruction cache memory apparatus with advanced read function t

Details Instruction cache memory apparatus with advanced read function t Instruction cache memory apparatus with advanced read function t

1997-08-25

1999-08-17

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711213, 395383, 395584, 395586, G06F 938

Patent

active

059408570

ABSTRACT:
An instruction cache memory provides a low probability of occurrence of cache error. The instruction cache memory includes an advance read function with an instruction cache for providing/receiving instruction formation in block unit to/from a main memory, an instruction analysis section for predicting whether it is necessary to read out a next block from the main memory by analyzing the instructions included in the block read out from the main memory presently being transferred to the instruction cache, and circuits for reading out the next block from the main memory to transfer to the instruction cache when predicted to be necessary by the instruction analysis section. Prediction is done by judging if a branch predict signal produced within the instruction cache memory is present or not, judging the branch destination to be within the block or in the next block when the branch instruction is detected, and judging whether the branch operation is a forward branch or a backward branch.

REFERENCES:
patent: 4714994 (1987-12-01), Oklobdzija et al.
patent: 5197136 (1993-03-01), Kimura et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5317718 (1994-05-01), Jouppi
patent: 5412786 (1995-05-01), Kusano
patent: 5414822 (1995-05-01), Saito et al.
patent: 5440704 (1995-08-01), Itomitsu et al.
patent: 5442756 (1995-08-01), Grochowski et al.
patent: 5506976 (1996-04-01), Jaggar
patent: 5574871 (1996-11-01), Hoyt et al.
1993 IEEE International Conference on Computer Design: VLSI In Computers & Processors, pp. 44-49, Honesty C. Young, et al., "An Intelligent I-Cache Prefetch Mechanism".

Affiliated with

Also associated with

Rating

Instruction cache memory apparatus with advanced read function t does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction cache memory apparatus with advanced read function t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction cache memory apparatus with advanced read function t will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-326045