Instruction cache and microprocessor

Details Instruction cache and microprocessor Instruction cache and microprocessor

2006-04-18

2006-04-18

Elmore, Stephen C. (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S133000, C711S134000, C711S154000, C711S163000, C713S320000

Reexamination Certificate

active

07032075

ABSTRACT:
In a central processing unit, caching is carried out for an instruction cache tag memory, so that, without making modifications to a conventional instruction cache controller, the number of times of access to the instruction cache tag memory, which consumes a large amount of electric power, is reduced, and low electric power consumption is attained.

REFERENCES:
patent: 5440707 (1995-08-01), Hayes et al.
patent: 5752045 (1998-05-01), Chen
patent: 5835934 (1998-11-01), Tran
patent: 5845309 (1998-12-01), Shirotori et al.
patent: 5911058 (1999-06-01), Ogawa
patent: 6345336 (2002-02-01), Takahashi
patent: 6535959 (2003-03-01), Ramprasad et al.
patent: 9-204359 (1997-08-01), None
patent: 2000-200217 (2000-07-01), None
patent: 2002-63073 (2002-02-01), None
Inoue et al., “A History-Based I-Cache for Low-Energy Multimedia Applications,” pp 148-153, IEEE, Aug. 12, 2002.

Affiliated with

Also associated with

Rating

Instruction cache and microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction cache and microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction cache and microprocessor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3552575