Optics: measuring and testing – Inspection of flaws or impurities – Surface condition
Patent
1998-04-28
1999-09-21
Pham, Hoa Q.
Optics: measuring and testing
Inspection of flaws or impurities
Surface condition
356394, 348126, 382147, G01B 1124
Patent
active
059561343
ABSTRACT:
A system for transporting and inspecting, seriatim, semiconductor devices with plural prong type or solder ball type leads includes a head for transporting the semiconductor devices from one support structure, such as a tray or tube, to a second support structure, such as a tray or tape, and wherein two dimensional and three dimensional measurements of the positional accuracy of the leads is carried out during the transport process. The inspection apparatus is interposed in the transport path and includes a first optical sensor such as a CCD camera oriented to capture a two dimensional image of the semiconductor device package and compare the image with a predetermined two dimensional image store in a central processing unit (CPU). A high intensity light source, such as a laser, generates a plane of light which is reflected off of the semiconductor device leads to a second optical sensor, also comprising a CCD camera, wherein a so-called three dimensional image is generated to be compared by the CPU with predetermined or calculated positional relationships of the leads to establish coplanarity of the lead tips, or lack thereof. The system includes a sensor located such that the semiconductor device is centered in a field of view of the cameras to capture the respective images. The transport head may be rotated to correct for improper positioning of the device prior to generation of the three dimensional image. The system may interchangeably inspect semiconductor device packages with prong leads extending from one or all sides of a rectangular substrate as well an array of solder ball leads supported on a substrate. A modified arrangement of the inspection system is adapted for inspecting multiple semiconductor devices with solder ball leads and supported on wafer type substrates.
REFERENCES:
patent: 3671726 (1972-06-01), Kerr
patent: 4199253 (1980-04-01), Ross
patent: 4259589 (1981-03-01), DiMatteo et al.
patent: 4686565 (1987-08-01), Ando
patent: 4696047 (1987-09-01), Christian et al.
patent: 4733969 (1988-03-01), Case et al.
patent: 4739175 (1988-04-01), Tamura
patent: 4772125 (1988-09-01), Yoshimura et al.
patent: 4774403 (1988-09-01), Arts
patent: 4793707 (1988-12-01), Hata et al.
patent: 4872052 (1989-10-01), Liudzius et al.
patent: 4891772 (1990-01-01), Case et al.
patent: 4900146 (1990-02-01), Penney et al.
patent: 4978220 (1990-12-01), Abramovich et al.
patent: 4980971 (1991-01-01), Bartschat et al.
patent: 5024529 (1991-06-01), Svetkoff et al.
patent: 5058178 (1991-10-01), Ray
patent: 5084959 (1992-02-01), Ando et al.
patent: 5140643 (1992-08-01), Izumi et al.
patent: 5166533 (1992-11-01), Kajiwara
patent: 5208463 (1993-05-01), Honma et al.
patent: 5212390 (1993-05-01), LeBeau et al.
patent: 5402505 (1995-03-01), Roy et al.
patent: 5465152 (1995-11-01), Bilodeau et al.
patent: 5574801 (1996-11-01), Collet-Beillon
patent: 5686994 (1997-11-01), Tokura
patent: 5694219 (1997-12-01), Kim
Epp George Charles
Glucksman Michael D.
Harris Charles Kenneth
Hasten Paul Harris
Roy Rajiv
Pham Hoa Q.
Semiconductor Technologies & Instruments, Inc.
LandOfFree
Inspection system and method for leads of semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inspection system and method for leads of semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inspection system and method for leads of semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-85541